SMC Networks LH79520 SoC ARM720T manual

ARM720T_LH79520 – Sharp LH79520 SoC with ARM720T 32-bit RISC Processor Summary Core Reference CR0162 (v2.0) March 10, 2008 This document provides infor mation on Altium Designer's Wishbo ne wrapper support for the discrete Sharp Bluestreak® LH795 20 – a fully integrated 32-bit Syst em-on- Chip (SoC), based on an ARM720T 32-bit RISC proces[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor RISC Processor Background RISC, or Reduced Instruction Set Comput er, is a term that is conventionall y us ed to describe a type of microprocessor architecture that employs a small but highl y- optimiz ed set of instructions, rather than the large set of more specializ ed in[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Improving and Extending Product Life-Cycles Fast time to market is usually synony mous with a weaker f eature set – a traditional trade-off. Wi th FPGA-based sy stem designs you can have the best of both worlds. You can get your product to market quickly wi th a limited fe[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Wishbone OpenBUS Processor Wrappers To normalize access to hardware and per ipherals, each of the 32-bi t proc essors supported in Altium Design er has a Wishbone OpenBUS-based FPGA core that ' wraps' around the processor. This enables peri pherals defined in the F[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Architectural Overview Symbol Figure 1. Symbols used for the ARM720T_LH795 20 in both schematic (left) and OpenBus System (right). As can be seen from the schematic symbol in Figure 1, th e ARM720T_LH795 20 wrapper that is placed i n an F P GA design essentially has three in[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Pin Description The following pin description i s for the proce ssor when used on the schematic. In an OpenB us System, althou gh the s ame signals are present, the abstract nature of the s ystem hides t he pin-level Wishbone interfaces. The inte rface sign als to the physic[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Name Type Polarity/Bus size Description Peripheral I/O Interface Signals IO_STB_O O High Strobe signal. When asserted, indicates th e start of a valid W ishbone data transfer cycle IO_CYC_O O High Cycle signal. When asserted, indicates th e start of a valid W ishbone bus cyc[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Name Type Polarity/Bus size Description PER_RESET I Low Reset signal from the LH79520. ARM7_SYS_RESE T O Low Reset signal to the LH79520 (internall y co nnected from the RST_I line). PER_CLK I Rise Clock signal from the LH79520 ARM7_SYS_CLK O Rise External Clock signal to th[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Speed-critical (or latency-sens itive) parts of an application s hou ld also be placed in this memory spac e. The following memory sizes are availa ble to choose from: • 1KB (256 x 32-bit Words) • 2KB (512 x 32-bit Words) • 4KB (1K x 32-bit Words) • 8KB (2K x 32-bit [...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Memory & I/O Management The ARM720T_LH79520 us es 32-bit addres s buses prov iding a 4GBy te linear addr ess space. All memory access is in 32-bit words, which creates a physic al address bus of 30-bits. Memory space is broken into seven main areas, as illustrated in Fig[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Figure 5. Memory devices mapped into banks 0- 4 (cs0-cs4) of the ARM720T_L H79520's addressable External Static Memory. Figure 6. Peripheral devices mapped into bank 5 (cs5) of the ARM720T_LH79520's addressabl e External Static Memory. CR0162 (v2.0) March 10, 2008 [...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor The adjacent flow chart shows the process that was followed to build this memory map in a schematic-based FPGA design. This flo w chart is only a guide, during the c ourse of dev elopment it is likely that you will jump back and forth thro ugh this process as you build up th[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor • cs0 (Bank 0) – 4000_0000h to 43FF_ FFFFh • cs1 (Bank 1) – 4400_0000h to 47FF_ FFFFh The bank select signals arrive at the processor's wrapper component in the FPGA on the PER_CS bus. • cs2 (Bank 2) – 4800_0000h to 4BF F_FFFFh • cs3 (Bank 3) – 4C00_0000[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor The size of the RAM can vary bet ween 1KB and 16MB, dependent on the availabilit y of embed ded block RAM in the target FPGA device used. Memory size is configured in the Internal Processor Memory region of the Configure (32-bit Processors) dialog (see the section Configurin[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor clock signal (CLK_I), an ackno wledge signal fails to appear from the addressed slave peri pher al dev ice, the wait request to the ARM720T is dropped, the processor times o ut normal ly and the current data transfer cycle is forcibly terminated. The ACK_O signal from a slav[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor • for an unsigned read, the processor will pad-out the remaining 24 or 16 bits respective l y with zeroes • for a byte load/store, the processor will sign-ext end from bit 8 • for a half-word load/store, the processor will sign-extend from bit 16. Peripheral I/O For me[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Hardware Description For detailed information about the hardware and function alit y of the ARM720T_LH7952 0 processor, including int ernal registers, refer to the following reference gui de, ava ilable from the ARM website: • ARM720T Technical Refer en ce Manual Clocking [...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Wishbone Communications The following sections detail the standard ha ndshaking that ta kes place when the processor communicat es to a slave peripheral or memory device connected to the relev ant Wishbone interface port. Both of the ARM720T _LH79520's Wishbone ports ca[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Reading from a Slave Wishbone Memory Device Data is read by the host processor (Wishbone Master) from a Wishbone-compliant memory device or me mor y controller (Wishbone Slave) in accordance with the standard Wishbone dat a transfe r hands haking protocol. T his data transfe[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Placing an ARM720T_LH79520 in an FPGA design How the ARM720T_LH79 520 is placed and wired within an FPGA design depends on th e method used to build that design. T he main processor-based system can be defin ed purely on the schem atic sh eet, or it can be cont ai ne d as a [...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Design Featuring an OpenBus System Figure 11 illustrates identical use of the ARM720T _LH79520 within a design where the main processor system has been defined as an OpenBus System. Peripher als (and memor y) are c onn ected to the proces sor throug h an Interconn ect compo [...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Figure 12. Wiring the OpenBus System-based ARM720T_ LH79520 to the physical pins of the FPGA device. For more information on the concepts and workings of the OpenBus System, refer to the article AR0144 Stream lining Processor-based FPGA design w ith the OpenBus System . Faci[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor As the physical ARM720T processor do es not reside within an FPGA, communications bet ween the host computer and the ARM720T are carried out through the Hard D evices JT AG chain. Th is is a departure from the normal way of commu nic ating with FPGA-based, debug-enabled devi[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor • Download of the embedded c ode targeted to the discrete ARM720T device. Click on the LH79520 dev ic e in the Hard Devices chain to access the process flo w re quired to download the embedded soft ware to the processor, as illustrated below. Notice that the process flow c[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Figure 16. Starting an embedded code debug session. The debug environment offers the full suite of tools you would ex pect to see in order to effi ciently debug the embedded code. These features include: • Setting Breakpoints • Adding Watches • Stepping into and over a[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Figure 17. Workspace panels offering code- specific information and controls Figure 18. Workspace panels offering informat ion specific to the parent processor. Full-feature debugging is of course e njoyed at the source code l evel – from within the source code file itself[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Figure 19. Accessing debug features from the processor's instrument panel The Nexus De b ugger button provides acces s to the associated debug panel (Figure 20), which in turn allows you to int errogate and to a lighter extent control, debu gging of the processor and it[...]

ARM720T_LH79520 – Sh arp LH79520 SoC with ARM720 T 32-bit RISC Processor Instruction Set The ARM7TDMI-S core processor – on which the ARM720T is bas ed – is an implement ation of t he ARM architecture v4T. For an overview of the ARM instructions availabl e for this proc essor, refer to the following documents, available from the ARM website: [...]