Français dropdown-ico

Sun Microsystems SME5224AUPA-400 manuel d'utilisation

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

Aller à la page of

Les manuels d’utilisation similaires

Un bon manuel d’utilisation

Les règles imposent au revendeur l'obligation de fournir à l'acheteur, avec des marchandises, le manuel d’utilisation Sun Microsystems SME5224AUPA-400. Le manque du manuel d’utilisation ou les informations incorrectes fournies au consommateur sont à la base d'une plainte pour non-conformité du dispositif avec le contrat. Conformément à la loi, l’inclusion du manuel d’utilisation sous une forme autre que le papier est autorisée, ce qui est souvent utilisé récemment, en incluant la forme graphique ou électronique du manuel Sun Microsystems SME5224AUPA-400 ou les vidéos d'instruction pour les utilisateurs. La condition est son caractère lisible et compréhensible.

Qu'est ce que le manuel d’utilisation?

Le mot vient du latin "Instructio", à savoir organiser. Ainsi, le manuel d’utilisation Sun Microsystems SME5224AUPA-400 décrit les étapes de la procédure. Le but du manuel d’utilisation est d’instruire, de faciliter le démarrage, l'utilisation de l'équipement ou l'exécution des actions spécifiques. Le manuel d’utilisation est une collection d'informations sur l'objet/service, une indice.

Malheureusement, peu d'utilisateurs prennent le temps de lire le manuel d’utilisation, et un bon manuel permet non seulement d’apprendre à connaître un certain nombre de fonctionnalités supplémentaires du dispositif acheté, mais aussi éviter la majorité des défaillances.

Donc, ce qui devrait contenir le manuel parfait?

Tout d'abord, le manuel d’utilisation Sun Microsystems SME5224AUPA-400 devrait contenir:
- informations sur les caractéristiques techniques du dispositif Sun Microsystems SME5224AUPA-400
- nom du fabricant et année de fabrication Sun Microsystems SME5224AUPA-400
- instructions d'utilisation, de réglage et d’entretien de l'équipement Sun Microsystems SME5224AUPA-400
- signes de sécurité et attestations confirmant la conformité avec les normes pertinentes

Pourquoi nous ne lisons pas les manuels d’utilisation?

Habituellement, cela est dû au manque de temps et de certitude quant à la fonctionnalité spécifique de l'équipement acheté. Malheureusement, la connexion et le démarrage Sun Microsystems SME5224AUPA-400 ne suffisent pas. Le manuel d’utilisation contient un certain nombre de lignes directrices concernant les fonctionnalités spécifiques, la sécurité, les méthodes d'entretien (même les moyens qui doivent être utilisés), les défauts possibles Sun Microsystems SME5224AUPA-400 et les moyens de résoudre des problèmes communs lors de l'utilisation. Enfin, le manuel contient les coordonnées du service Sun Microsystems en l'absence de l'efficacité des solutions proposées. Actuellement, les manuels d’utilisation sous la forme d'animations intéressantes et de vidéos pédagogiques qui sont meilleurs que la brochure, sont très populaires. Ce type de manuel permet à l'utilisateur de voir toute la vidéo d'instruction sans sauter les spécifications et les descriptions techniques compliquées Sun Microsystems SME5224AUPA-400, comme c’est le cas pour la version papier.

Pourquoi lire le manuel d’utilisation?

Tout d'abord, il contient la réponse sur la structure, les possibilités du dispositif Sun Microsystems SME5224AUPA-400, l'utilisation de divers accessoires et une gamme d'informations pour profiter pleinement de toutes les fonctionnalités et commodités.

Après un achat réussi de l’équipement/dispositif, prenez un moment pour vous familiariser avec toutes les parties du manuel d'utilisation Sun Microsystems SME5224AUPA-400. À l'heure actuelle, ils sont soigneusement préparés et traduits pour qu'ils soient non seulement compréhensibles pour les utilisateurs, mais pour qu’ils remplissent leur fonction de base de l'information et d’aide.

Table des matières du manuel d’utilisation

  • Page 1

    DA T ASHEET 1 SME5224A UP A-400 UltraSP ARC ™ -II CPU Module 400 MHz CPU, 4.0 MB E-Cache M ODULE D ESCRIPTION The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400) delivers high performance computing in a compact design. Based on the UltraSP ARC™-II CPU, this module is designed using a small form factor board with an integr[...]

  • Page 2

    2 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc CPU D ESCRIPTION UltraSP ARC-II CPU The UltraSP ARC™-II CPU is the second generation in the UltraSPARC™ s-series microprocessor family. A complete implementation of the SP ARC  V9 architecture, it has binary compatibility with all prev[...]

  • Page 3

    3 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc D ATA B UFFER D ESCRIPTION UltraSP ARC-II Data Buf fer (UDB-II) The UltraSP ARC™-II module has two UltraSP ARC-II data buffers (UDB-II) - each a 256 pin BGA device - for a UP A Interconnect system bus width of 128 Data + 16[...]

  • Page 4

    4 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc M ODULE C OMPONENT O VER VIEW The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400), (see Figure 1 ), consists of the following components: • UltraSP ARC™-II CPU at 400 MHz • UltraSP ARC-II Data Buffer (UDB-II) • [...]

  • Page 5

    5 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc S YSTEM I NTERF A CE Figure 2 shows the major components of a UP A based uniprocessor system. The system controller [1] for the UP A bus arbitrates between the UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, and the I/O b[...]

  • Page 6

    6 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc Module ID Module IDs are used to configur e the UP A address of a module. The UP A_PORT_ID[4:3] ar e hardwir ed on the module to “0”. UP A_POR T_ID[1:0] are br ought out to the connector pins. Each module is hardwir ed in the system to a[...]

  • Page 7

    7 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc S IGNAL D ESCRIPTION [1] System Interface Signal T ype Name and Function UP A_ADDR[35:0] I/O P ack et s witched transaction request b us. Maximum of three other masters and one system controller can be connected to this bus .[...]

  • Page 8

    8 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc JT A G/Debug Interface Signal T ype Name and Function TDO O IEEE 1149 test data output. A three-state signal driven only when the T AP controller is in the shift-DR state. TDI I IEEE 1149 test data input. This pin is internally pulled to logi[...]

  • Page 9

    9 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A AND CPU C LOCKS Module Clocks The module receives three differ ential pair low voltage PECL (L VPECL) clock signals (CPU_CLK, UP A_CLK0 and UP A_CLK1) from the systemboar d and terminates them. The CPU_CLK is unique in t[...]

  • Page 10

    10 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc . LOW VOL T AGE PECL T wo trace signals compose each clock: one positive signal and one negative signal. Each signal is 180-degrees out of phase with the other . Signal timing is referenced to when the positive L VPECL signal transitions fro[...]

  • Page 11

    11 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc E LECTRICAL C HARA CTERISTICS Absolute Maximum Ratings [1] 1. Operation of the device at v alues in excess of those listed above will result in deg radation or destruction of the device . All voltages are defined with respe[...]

  • Page 12

    12 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc Module P ower Consumption This UltraSP ARC-II module requires two supply voltages. The requir ed voltages (provided to the module) for the V DD and V DD_CORE , are r espectively 3.30V and 2.6V . The estimated maximum power consumption of the[...]

  • Page 13

    13 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A Data Bus SPICE Model A typical circuit for the UP A data bus and ECC signals is illustrated in Figure 4 :. Figure 4. Module System Loading: Example for UP A_DA T A, UP A_ECC 3.1 nH 1.0 pF Edge Connector UDB-II Driver T [...]

  • Page 14

    14 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc U P AA CT IMING S PECIFICA TIONS The UP A AC T iming Specifications are refer enced to the UP A connector . The timing assumes that the clocks are corr ectly distributed, (see the section "System Clock Distribution," on page 9). T[...]

  • Page 15

    15 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc The following table, "Propagation Delay , Output Hold T ime Specifications," specifies the propagation delay and output hold times for the UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module with a 4 Mbyte E-cache[...]

  • Page 16

    16 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc M ECHANICAL S PECIFICA TIONS The module components and dimensions are specified in Figure 6 , Figur e 7 , Figure 8 and Figure 9 . Figure 6. CPU Module Components Figure 7. CPU Module (Component Dimensions) Module Ejectors CPU/V oltage Regul[...]

  • Page 17

    17 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Figure 8. CPU Module Side View Figure 9. CPU Module Side View Dimensions NOTE: A minimum backside clearance is requir ed for airflow cooling of the backside heatsink. Module Shroud Bidirectional Airflow Backside SRAM Heat s[...]

  • Page 18

    18 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc T HERMAL S PECIFICA TIONS The maximum CPU operating frequency and I/O timing is r educed when the junction temperature (Tj) of the CPU device is raised. Airflow must be directed to the CPU heatsink to keep the CPU device cool. Corr ect air-[...]

  • Page 19

    19 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Thermal Definitions and Specifications T erm Definition Specification Comments Tj Maximum device junction temperature 85 ° C, The Tj can't be measured directly by a thermo-couple probe. It must always be estimated [...]

  • Page 20

    20 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc T emperature Estimating and Measuring Methods The following methods can be used to estimate air cooling requir ements and calculate junction temperature based on thermo-couple temperature measur ements. Airflow Cooling Measurement Method Th[...]

  • Page 21

    21 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Case T emperature Measuring Method The relationship between case temperatur e and junction temperature is described in the following thermal equation. If T c is known, then Tj can be calculated: Tj = T c + (Pd x θ jc) Note:[...]

  • Page 22

    22 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc JT A G T EST ABILITY The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400), implements the IEEE 1 149.1 standard to aid in boar d level testing. Boundary Scan Description Language (BSDL) files are available for all the [...]

  • Page 23

    23 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc JT A G (IEEE 1149.1) T IMING Figure 10. V oltage W avef orms - Setup and Hold Times Data Input t H 1.5V V IH V IL Clock t SU 2.0V V IH V IL 1.5V Figure 11. V oltage W avef orms - Pr opagation Dela y Times Clock t PD In-Phase[...]

  • Page 24

    24 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc UP A C ONNECT OR P IN A SSIGNMENTS (T OP V IEW ) Pin 1 (Pin 4) UP A_ADDR[1] (Pin 1) UP A_ADDR[0] (Pin 10) UP A_ADDR[3] (Pin 7) UP A_ADDR[2] UP A_ADDR[4] UP A_ADDR[6] UP A_ADDR[16] UP A_ADDR[18] UP A_ADDR[20] UP A_ADDR[22] UP A_ADDR[32] UP A_[...]

  • Page 25

    25 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A C ONNECT OR P IN A SSIGNMENTS (B OT TO M V IEW ) UP A_ADDR[9] (Pin 6) UP A_ADDR[8] (Pin 3) UP A_ADDR[11] (Pin 12) UP A_ADDR[10] (Pin 9) UP A_ADDR[12] UP A_ADDR[14] UP A_ADDR[24] UP A_ADDR[26] UP A_ADDR[28] UP A_ADDR[30][...]

  • Page 26

    26 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc H ANDLING CPU M ODULES CAUTION : Handle a module by carefully holding it by its edges and by the lar ge CPU heatsink. Do not bump or handle the SRAM heatsinks because this action can cause unseen damage to the solder connections. Always hand[...]

  • Page 27

    27 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc O RDERING I NFORMA TION [1] 1. T o order the data sheet for this device use the document part number: 805-6390-05 Part Number CPU Speeds Description SME5224A UP A-400 400 MHz CPU The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mb [...]

  • Page 28

    ©1999 Sun Microsystems, Inc. All Rights reserved. THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED “AS IS” WITHOUT ANY EXPRESS REPRESENTATIONS OF WARRANTIES. IN ADDITION, SUN MICROSYSTEMS, INC. DISCLAIMS ALL IMPLIED REPRESENTATIONS AND WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRING[...]

  • Page 29

    DA T ASHEET 1 SME5224A UP A-400 UltraSP ARC ™ -II CPU Module 400 MHz CPU, 4.0 MB E-Cache M ODULE D ESCRIPTION The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400) delivers high performance computing in a compact design. Based on the UltraSP ARC™-II CPU, this module is designed using a small form factor board with an integr[...]

  • Page 30

    2 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc CPU D ESCRIPTION UltraSP ARC-II CPU The UltraSP ARC™-II CPU is the second generation in the UltraSPARC™ s-series microprocessor family. A complete implementation of the SP ARC  V9 architecture, it has binary compatibility with all prev[...]

  • Page 31

    3 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc D ATA B UFFER D ESCRIPTION UltraSP ARC-II Data Buf fer (UDB-II) The UltraSP ARC™-II module has two UltraSP ARC-II data buffers (UDB-II) - each a 256 pin BGA device - for a UP A Interconnect system bus width of 128 Data + 16[...]

  • Page 32

    4 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc M ODULE C OMPONENT O VER VIEW The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400), (see Figure 1 ), consists of the following components: • UltraSP ARC™-II CPU at 400 MHz • UltraSP ARC-II Data Buffer (UDB-II) • [...]

  • Page 33

    5 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc S YSTEM I NTERF A CE Figure 2 shows the major components of a UP A based uniprocessor system. The system controller [1] for the UP A bus arbitrates between the UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, and the I/O b[...]

  • Page 34

    6 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc Module ID Module IDs are used to configur e the UP A address of a module. The UP A_PORT_ID[4:3] ar e hardwir ed on the module to “0”. UP A_POR T_ID[1:0] are br ought out to the connector pins. Each module is hardwir ed in the system to a[...]

  • Page 35

    7 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc S IGNAL D ESCRIPTION [1] System Interface Signal T ype Name and Function UP A_ADDR[35:0] I/O P ack et s witched transaction request b us. Maximum of three other masters and one system controller can be connected to this bus .[...]

  • Page 36

    8 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc JT A G/Debug Interface Signal T ype Name and Function TDO O IEEE 1149 test data output. A three-state signal driven only when the T AP controller is in the shift-DR state. TDI I IEEE 1149 test data input. This pin is internally pulled to logi[...]

  • Page 37

    9 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A AND CPU C LOCKS Module Clocks The module receives three differ ential pair low voltage PECL (L VPECL) clock signals (CPU_CLK, UP A_CLK0 and UP A_CLK1) from the systemboar d and terminates them. The CPU_CLK is unique in t[...]

  • Page 38

    10 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc . LOW VOL T AGE PECL T wo trace signals compose each clock: one positive signal and one negative signal. Each signal is 180-degrees out of phase with the other . Signal timing is referenced to when the positive L VPECL signal transitions fro[...]

  • Page 39

    11 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc E LECTRICAL C HARA CTERISTICS Absolute Maximum Ratings [1] 1. Operation of the device at v alues in excess of those listed above will result in deg radation or destruction of the device . All voltages are defined with respe[...]

  • Page 40

    12 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc Module P ower Consumption This UltraSP ARC-II module requires two supply voltages. The requir ed voltages (provided to the module) for the V DD and V DD_CORE , are r espectively 3.30V and 2.6V . The estimated maximum power consumption of the[...]

  • Page 41

    13 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A Data Bus SPICE Model A typical circuit for the UP A data bus and ECC signals is illustrated in Figure 4 :. Figure 4. Module System Loading: Example for UP A_DA T A, UP A_ECC 3.1 nH 1.0 pF Edge Connector UDB-II Driver T [...]

  • Page 42

    14 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc U P AA CT IMING S PECIFICA TIONS The UP A AC T iming Specifications are refer enced to the UP A connector . The timing assumes that the clocks are corr ectly distributed, (see the section "System Clock Distribution," on page 9). T[...]

  • Page 43

    15 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc The following table, "Propagation Delay , Output Hold T ime Specifications," specifies the propagation delay and output hold times for the UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module with a 4 Mbyte E-cache[...]

  • Page 44

    16 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc M ECHANICAL S PECIFICA TIONS The module components and dimensions are specified in Figure 6 , Figur e 7 , Figure 8 and Figure 9 . Figure 6. CPU Module Components Figure 7. CPU Module (Component Dimensions) Module Ejectors CPU/V oltage Regul[...]

  • Page 45

    17 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Figure 8. CPU Module Side View Figure 9. CPU Module Side View Dimensions NOTE: A minimum backside clearance is requir ed for airflow cooling of the backside heatsink. Module Shroud Bidirectional Airflow Backside SRAM Heat s[...]

  • Page 46

    18 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc T HERMAL S PECIFICA TIONS The maximum CPU operating frequency and I/O timing is r educed when the junction temperature (Tj) of the CPU device is raised. Airflow must be directed to the CPU heatsink to keep the CPU device cool. Corr ect air-[...]

  • Page 47

    19 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Thermal Definitions and Specifications T erm Definition Specification Comments Tj Maximum device junction temperature 85 ° C, The Tj can't be measured directly by a thermo-couple probe. It must always be estimated [...]

  • Page 48

    20 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc T emperature Estimating and Measuring Methods The following methods can be used to estimate air cooling requir ements and calculate junction temperature based on thermo-couple temperature measur ements. Airflow Cooling Measurement Method Th[...]

  • Page 49

    21 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc Case T emperature Measuring Method The relationship between case temperatur e and junction temperature is described in the following thermal equation. If T c is known, then Tj can be calculated: Tj = T c + (Pd x θ jc) Note:[...]

  • Page 50

    22 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc JT A G T EST ABILITY The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mbyte module, (SME5224AUP A-400), implements the IEEE 1 149.1 standard to aid in boar d level testing. Boundary Scan Description Language (BSDL) files are available for all the [...]

  • Page 51

    23 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc JT A G (IEEE 1149.1) T IMING Figure 10. V oltage W avef orms - Setup and Hold Times Data Input t H 1.5V V IH V IL Clock t SU 2.0V V IH V IL 1.5V Figure 11. V oltage W avef orms - Pr opagation Dela y Times Clock t PD In-Phase[...]

  • Page 52

    24 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc UP A C ONNECT OR P IN A SSIGNMENTS (T OP V IEW ) Pin 1 (Pin 4) UP A_ADDR[1] (Pin 1) UP A_ADDR[0] (Pin 10) UP A_ADDR[3] (Pin 7) UP A_ADDR[2] UP A_ADDR[4] UP A_ADDR[6] UP A_ADDR[16] UP A_ADDR[18] UP A_ADDR[20] UP A_ADDR[22] UP A_ADDR[32] UP A_[...]

  • Page 53

    25 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc UP A C ONNECT OR P IN A SSIGNMENTS (B OT TO M V IEW ) UP A_ADDR[9] (Pin 6) UP A_ADDR[8] (Pin 3) UP A_ADDR[11] (Pin 12) UP A_ADDR[10] (Pin 9) UP A_ADDR[12] UP A_ADDR[14] UP A_ADDR[24] UP A_ADDR[26] UP A_ADDR[28] UP A_ADDR[30][...]

  • Page 54

    26 SME5224AUPA-400 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module July 1999 Sun Microsystems, Inc H ANDLING CPU M ODULES CAUTION : Handle a module by carefully holding it by its edges and by the lar ge CPU heatsink. Do not bump or handle the SRAM heatsinks because this action can cause unseen damage to the solder connections. Always hand[...]

  • Page 55

    27 400 MHz CPU, 4.0 MB E-Cache UltraSPARC ™ -II CPU Module SME5224AUPA-400 Advanced Version July 1999 Sun Microsystems, Inc O RDERING I NFORMA TION [1] 1. T o order the data sheet for this device use the document part number: 805-6390-05 Part Number CPU Speeds Description SME5224A UP A-400 400 MHz CPU The UltraSP ARC™–II, 400 MHz CPU, 4.0 Mb [...]

  • Page 56

    ©1999 Sun Microsystems, Inc. All Rights reserved. THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED “AS IS” WITHOUT ANY EXPRESS REPRESENTATIONS OF WARRANTIES. IN ADDITION, SUN MICROSYSTEMS, INC. DISCLAIMS ALL IMPLIED REPRESENTATIONS AND WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRING[...]