Intel 820E manuale d’uso

Intel ® 820E Chipset Design Guide May 2001 Docum ent Number : 298187-003 R[...]

Intel ® 820E Chipset R 2 Design Guide Information in this document i s provided in connection with Intel® products. No license, express or impli ed, by estoppel or ot herwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Term s and Conditions of Sale for such products, Inte l assumes no liab ili[...]

Intel ® 820E Chipset R Design Guide 3 Contents 1. Introduction ................................................................................................................... ............. 13 1.1. About This Des ign Guide .............................................................................................. 13 1.2. Reference Doc uments[...]

Intel ® 820E Chipset R 4 Design Guide 2.8.3. 2×/4× Tim ing Dom ain Routing Guidelines ................................................... 62 2.8.4. AGP 2.0 Routing Sum mary ......................................................................... 64 2.8.5. AGP Clock Routing ........................................................................[...]

Intel ® 820E Chipset R Design Guide 5 2.22. LAN Lay out Guidelines ................................................................................................ 102 2.22.1. ICH2 – LAN Interconnect G uidelines ........................................................ 103 2.22.1.1. Bus Topologies .................................................[...]

Intel ® 820E Chipset R 6 Design Guide 3.2.3. Pre-Lay out Simulation ................................................................................ 145 3.2.3.1. Methodology .................................................................................. 145 3.2.3.2. Sensitivity Analy sis .........................................................[...]

Intel ® 820E Chipset R Design Guide 7 4.8. Decoupling Recom m endation for CK133 and DRCG ................................................. 174 4.9. DRCG Frequency Selection and the DRCG+ ............................................................. 175 4.9.1. DRCG Frequency Selection Table and Jitter Specif ication ....................... 175 4.9[...]

Intel ® 820E Chipset R 8 Design Guide Figures Figure 1. Intel ® 820E Chipset Platfor m Per form ance Des ktop Block Diagram ........................ 18 Figure 2. Intel ® 820E Chipset Platfor m Perform ance Des ktop Bloc k Diagr am (with ISA Bridge)...................................................................................................[...]

Intel ® 820E Chipset R Design Guide 9 Figure 47. Device-Side IDE Cable Detection ........................................................................... 82 Figure 48. Connection Requirem ents f or Prim ary IDE Connector ........................................... 83 Figure 49. Connection Requirem ents f or Secondary IDE Connector .............[...]

Intel ® 820E Chipset R 10 Design Guide Figure 100. 4.5 m il Stack- Up .................................................................................................. 1 81 Figure 101. Intel ® 820E Chipset Power Delivery Example...................................................... 184 Figure 102. 1.8 V and 2.5 V Power Sequencing (Schottk y Diod[...]

Intel ® 820E Chipset R Design Guide 11 Table 45. USB .................................................................................................................. ...... 134 Table 46. LAN Connect I/F..................................................................................................... 1 35 Table 47. AC’97 ....................[...]

Intel ® 820E Chipset R 12 Design Guide Revision History Rev. Descripti on Date -001 • Initi al Release June 2000 -002 • Minor edits f or clarit y July 2000 -003 • Revised ICH2 s ecti ons May 2001[...]

Intel ® 820E Chipset R Design Guide 13 1. Introduction The Intel ® 820E Chi pset De sign Guide provide s design r eco mm endat ions for systems using the Intel ® 820E chipset. This inclu des m otherboard lay out , routin g gu idelin es, sy stem desi gn is sues , sy stem requiremen ts, debug recom men dations, and board schematics. In addition to[...]

Intel ® 820E Chipset R 14 Design Guide 1.2. Reference Documents • Intel ® 820 Chi pset Fami ly: 82820 Mem ory Cont roller Hub (M CH) Datasheet (d ocument number : 290630) http://developer.in tel.com/ design /chipsets/datas hts/ 290630.htm • Intel® 820 C hipset Desi gn Guide Addendum for the Intel ® Pentium® III Proces sor for t he PGA370 S[...]

Intel ® 820E Chipset R Design Guide 15 1.3. Sy stem Ov erv iew The Intel 820E ch ipset is desig ned for In tel ® Pe ntium ® III microprocesso rs and is the first chipset to support the in tegrated LA N capability and expanded USB capability . It supports the 4 × capability of the AGP 2.0 Interface S p ecification and it supports th e 400 MHz Di[...]

Intel ® 820E Chipset R 16 Design Guide 1.3.1. Chipset Components The Intel 820E ch ipset con sist s of th e Intel ® 82820 Memory Controller H ub (MCH) an d the Intel ® 82801BA I/O C o ntroller Hub (IC H2). Additional fun ctionality can be provided thro ugh the use o f a PCI-to-ISA bridge. Memory Controller Hub (MCH ) The MCH provides the in terc[...]

Intel ® 820E Chipset R Design Guide 17 FWH Flash BIOS The FWH Flash BIOS co mponent is a k ey element in providing a new security and man ageability infrastru cture for the PC platf o rm. The devi ce operates under the FWH Flash B IOS interface and protocol. The hardw are features of this device inclu d e a uniqu e Random Num ber Generator (RNG), [...]

Intel ® 820E Chipset R 18 Design Guide 1.3.3. Sy stem Configuration The follow ing fig ures show typical platf orm confi gurati ons us ing the Int el 820E chipse t: Figure 1. Intel ® 820E Chipset Platf orm Performance Desktop Block Diagram I/O Co ntro ll er Hub Intel ® 82801BA (ICH2) Main Memory (Direct RDRAM *) sys_bl k_820E Intel ® 82820 M Co[...]

Intel ® 820E Chipset R Design Guide 19 Figure 3. Intel ® 820E Chipset Platf orm Dual-Processor Perf ormance Desktop Blo ck Diagram I/O Co ntro ll er Hub Intel ® 82801BA (ICH2) Main Memory (Direct RDRAM *) sys_bl k_2P_820E Intel ® 8 2 8 2 0 M e m o r y Controll er Hub (MCH) 4x AG P Graphic s Controll er Hub Inter f ace UltraAT A/100/66/33 FWH Fl[...]

Intel ® 820E Chipset R 20 Design Guide 1.4. Platform Initiativ es 1.4.1. Direct Rambus RAM (RDRA M *) The Direct Rambus RA M (RDRAM) initiativ e provides the mem o ry bandw idth necessary to obtain optim al performan ce from the Pentium III processor as w ell as a high-perf orman ce AGP graph ics controller. The MCH RD RAM in terface supports 266 [...]

Intel ® 820E Chipset R Design Guide 21 1.4.5. Integrated LA N Controller The ICH2 component incorporates an integrated LAN Cont roller. Its bus master capabilities enable the component to process high- level comm ands and perform mu ltiple operations, which low ers pro cessor utilization by off -loading comm unication tasks from th e processor. Th[...]

Intel ® 820E Chipset R 22 Design Guide Function Disabl e The ICH2 pro vides the ability to disable the f ollowing functions : AC’ 97 Modem, AC’97 Au d io, IDE, USB o r SMB us. Once disab led , these functio ns no longe r de cod e I/O , memory or P CI co nfigurati on space. Als o, no interrupts or pow er man agement ev ents are generated by the[...]

Intel ® 820E Chipset R Design Guide 23 1.4.9. A C’97 The Audio Codec ’97 (AC ’97) specifi cation defin es a digital interf ace that can be used to attach an audio codec (AC), a m odem codec (MC), an audio/m odem codec (AMC) or both an A C and an MC. The AC’ 97 specification defines the interf ace between the sy stem log ic and the au dio o[...]

Intel ® 820E Chipset R 24 Design Guide Figure 4. (A -C) A C’97 Connections 4A. AC' 97 with Audio Codec s (4-Channel Secondary) 4B. AC' 97 with Modem and Audi o Codecs 4C. AC' 97 with Audio/ Modem Codec ICH2 360 EBGA AC’97 Audio Codec AC’97 Digi ta l Link AC’97 Audio Codec Audio Port Audio Port ICH2 360 EBGA AC’97 Modem Cod[...]

Intel ® 820E Chipset R Design Guide 25 1.4.10. Low -Pin-Count (LPC) Interf ace In the In tel 820E chipset plat form , the super I/O com ponent h as m igrated to the L ow -Pin -Cou nt (LPC) interface. Mig ration to the L PC interface enables lower-cost s uper I/O design s. T he LPC su per I/O component requires the sam e feature set as traditional [...]

Intel ® 820E Chipset R 26 Design Guide This page is intentionally left blank.[...]

Intel ® 820E Chipset R Design Guide 27 2. Layout/Routing Guidelines This chapte r docum ents the m otherboard layou t and rou ting guidelines for Inte l 820E chipse t-based sy stem s. T his chapter does n o t discuss the fu nctional aspects of any bus or the lay out gu idelines f or an add-in device. Caution: If the gui deli nes in this d oc ument[...]

Intel ® 820E Chipset R 28 Design Guide Figure 5. MCH 324-Ball µBGA * CSP Quadr ant Lay out (Top View) mch_quad A GP 2.0 Hub inter face S y stem bus S y stem bus Direct RDRAM* MCH (324-Ball µ BGA* CSP) Pin 1 Figure 6. ICH2 3 60-Ball EBGA Quadrant Lay out (T op View) IDE SM bus AC'97 LAN Hub interf ace Processor PCI LPC USB ICH2 360-Ball EBGA[...]

Intel ® 820E Chipset R Design Guide 29 2.3. Intel ® 820E Chipset Component Placement Notes: 1. T he ATX and NL X placemen ts and layouts show n in the follow ing fig ure are recom men d ed for sing le (UP) Intel 820E chips et-bas ed sy stem desi gn. 2. T he trace length lim itation between critical connections w ill be discussed later in this doc[...]

Intel ® 820E Chipset R 30 Design Guide 2.4. Core Chipset Routing Recommendations The follow ing tw o figures s how MCH core routin g examples: Figure 8. Pr imary -Side MCH Core Routing Example (A TX)[...]

Intel ® 820E Chipset R Design Guide 31 Figure 9. S e condary -Side M CH Core Routing Exa mple (A TX)[...]

Intel ® 820E Chipset R 32 Design Guide 2.5. Source-Sy nchronous Strobing A techno logy used in AG P 4 × , Direct RDRAM and the h ub interface, source-sy nchronous s trobing allow s very high data trans fer rates. A s buse s becom e faster an d cycle times becom e shorter, the propagation delay becomes a lim iting factor in the bu s speed. Source-[...]

Intel ® 820E Chipset R Design Guide 33 Table 2. AGP 2× Data/Strobe Association Data A ssociated Strobe AD[15:0] and C/BE[ 1:0]# AD_STB0 AD[31:16] and C/BE[ 3:2]# AD_STB1 SBA[7:0] SB_STB In this ex ample, the low er address signals (AD[15:0]) are sam pled on the rising and fallin g edges of AD_S TB0, whi le the u pper address sign als (A D[31:16])[...]

Intel ® 820E Chipset R 34 Design Guide Because of the tolerances of com ponents such as PCBs, connectors, and term ination resistors, there will be some reflected voltage on the interconnect. In this multi-sy mbol interconnect, tim ings are pattern dependent because th e reflections interfere w ith the next transfer. Additionally, coupled noise ca[...]

Intel ® 820E Chipset R Design Guide 35 2.7.2.1. RSL Routing The RSL signals ent er the fi rst RI MM on t he left sid e, p rop agat e thro ugh the RIM M, and exit o n the right. T he signal co ntinues through the rest of the existing RI MMs until it is terminated at V TERM . All unpopulated s lots must h ave continuity modu les in place to ensure t[...]

Intel ® 820E Chipset R 36 Design Guide The follow ing f igure show s a top view of the trace width/s p acing requ iremen ts for the RSL si gnals. Figure 14. RS L Routing Diagram RSL Signal Tra c e Space Ground Space RSL Signal Trace Space Ground Space 18 mils 6 mi ls 10 mils 10 mils 6 mi ls 6 mi ls 18 mils 6 mi ls rsl_route_dia The follow ing two [...]

Intel ® 820E Chipset R Design Guide 37 Figure 16. Secondary-Side RS L Breakout Example[...]

Intel ® 820E Chipset R 38 Design Guide 2.7.2.2. RSL Termination All RSL sig nals m ust be termin ated to 1.8 V (V TERM ) using 27- Ω 1% or 28 Ω 2% resistors at the end of the chann el opposite the MCH. Resistor pack s are acceptable. V TERM must be deco uple d using high- speed bypas s capacitors—one 0.1 µF ceram ic chip capacitor per two R[...]

Intel ® 820E Chipset R Design Guide 39 Figure 18. Direct RDRA M * Termination Example 2.7.2.3 . Direct RDRA M* Ground Pla ne Reference All RSL sig nals m ust be referenced to GND to provide the optimal current retu rn path. T he Direct RDRA M groun d plane reference m ust be continu o us to th e V TERM capacitors. The groun d reference island unde[...]

Intel ® 820E Chipset R 40 Design Guide Figure 19. Incorrect Direct RDRA M* Ground Plane Referencing 3.3-V P l ane 1.8-V Plane MCH Wrong dir_Ra mbus_gnd_plane _re f_incor rect RIMM2 RIMM1 Figure 20. Direct RDRA M * Ground Plane Reference Extend GND plane reference is land beyond V TERM capacit ors GND Plane 1.8-V Plane RIMM1 GND Plane GND Plane MCH[...]

Intel ® 820E Chipset R Design Guide 41 All four lay ers of the motherboard require correct grounding betw een the RSL signals on th e motherboard, as follow s: • Lay er 1 = Ground isol ation • Lay er 2 = Ground plane • Lay er 3 = Ground reference in th e power plane • Lay er 4 = Ground isol ation All grou nd vias an d pins MUST be connecte[...]

Intel ® 820E Chipset R 42 Design Guide Table 4. Copper Tab A rea Calculation Dielectric Thickness (D) Separation between Signal Trace and Copper Tab Min. Ground Flood Ai r G a p between Signal and GND Flood Compensating Capacitance (pF) Copper Tab (C-TA B) A rea (A ) (sq. mil s) C-TA B Shape (mil s) 4.5 6 10 6 0.65 2800 140 L x 20 W 70 L x 40 W Ba[...]

Intel ® 820E Chipset R Design Guide 43 Figure 21. Conn ector Compensatio n Example[...]

Intel ® 820E Chipset R 44 Design Guide Figure 22. S ection A (S ee Note), Top Laye r Note: R efer to Fi gure 21. F or clarity , the ground f lood was rem oved from the pict ure.[...]

Intel ® 820E Chipset R Design Guide 45 Figure 23. Section A (See Not e), Botto m Layer Note: R efer to Fi gure 21. F or clarity , the ground f lood was rem oved from the pict ure.[...]

Intel ® 820E Chipset R 46 Design Guide Figure 24. S ection B (See Note), Top Layer Note: R efer to Fi gure 21. F or clarity , the ground f lood was rem oved from the pict ure.[...]

Intel ® 820E Chipset R Design Guide 47 Figure 25. Section B (See Note), Bott om Layer Note: R efer to Fi gure 21. F or clarity , the ground f lood was rem oved from the pict ure. 2.7.2.4. 1. Dir ect RDRA M* Channel Connector Compensat i on Enhancem ent Recommendation From f urther analys is, it w as determined that th e amount of capacitance neede[...]

Intel ® 820E Chipset R 48 Design Guide The copper tab area for th e recomm ended stack- up was det ermi ned by means of simulat ion. The am ount of capacitance required is determin ed by the lay er on which th e RSL or clo cking signal is routed. The copper tabs can be placed on an y signal lay er, independently of the layer on w hich the R SL si [...]

Intel ® 820E Chipset R Design Guide 49 The CTAB can be implemen ted on the mu ltip le layers to m inimize routing and space constraints. Figure 28 show s the us e of CTABs on th e top and bottom l ay er for bottom -lay er RSL and clock ing sig nals routed betw een RIMMs. Figure 28. Bott om-Layer CTABs Split across the T op and Bot tom Layer to Ach[...]

Intel ® 820E Chipset R 50 Design Guide Figure 29. RS L Signal Lay er A lternation MCH Signal on secondary s i de Signal on prim ary si de Sign al A Sign al B Sign al A Signal B rsl_s ig-l ay_alt er. vsd Route on EITHER l ayer. Ground isolation is REQUIRED! Term Table 7. RSL Routing Lay er Require ments MCH to 1 st R IMM 1 st R IMM to 2 nd R IMM Me[...]

Intel ® 820E Chipset R Design Guide 51 All RSL sign als mu st satisfy th e followin g equation: Equation 2. RDRA M RSL Signal T race Length Calculation Package dimension + board trace length = Nominal RSL length ± 10 mils Figure 30. Example of RDRA M T race Length Matching MCH Die MCH Die MCH Pac kage R I M M C o n n e c t o r L3 L4 L1 L2 L1, L2:[...]

Intel ® 820E Chipset R 52 Design Guide It is necessary to compensate f or the sligh t differen ce in electrical characteristics betw een a dum my via and a real via. R efer to the f o llow ing s ection for m ore information on via compensation . 2.7.2.7. Via Compensation As des cribed in Section 2.7.2.1, all si gnals m ust have the sam e number of[...]

Intel ® 820E Chipset R Design Guide 53 Table 8. Line Matching and Via Compensa tion E xample 1,2,3,4,5,6,7,8,9,10 Signal Ball on MCH Nomin al RSL Length (mils) Package Dimen sion (mil s) Motherboard Trace Length When Routed on Bottom (i.e., Real Vi a) Motherboard Trace Length When Routed on Top (i.e., D ummy Via) Recommended Routing Min. (mil s) M[...]

Intel ® 820E Chipset R 54 Design Guide 2.7.3. Direct RDRAM* Reference Volt age The Direc t RDRAM re ferenc e volta ge (RAMRE F) must be gene rate d as sho wn in Figure 32. The RAMREF should be generated from a typical resistor divider using 2%-tolerance resistors. Additionally, the RAMREF m ust be deco upled locally at each R IMM connector, at the[...]

Intel ® 820E Chipset R Design Guide 55 Figure 33. High- Speed CM OS Termin ation high_spd_cmos_term MCH RIMM _ 0 RIMM _ 1 91 Ω Vterm 39 Ω R1 R2 2.7.4.1. SIO Routing The SIO signal m ust be routed f rom R IMM to RIMM, as sh ow n in Fig ure 34. The SIO sign al requires a 2.2 k Ω to 10 k Ω term inating resistor on the SOUT pin of the last RIM[...]

Intel ® 820E Chipset R 56 Design Guide 2.7.4.2. Suspend-to-RA M Shunt Transistor When an In tel 820E chipset sy stem enters or exits Suspend to RA M, pow er w ill be rampin g to the MCH (i.e., it will be pow ering up or po w ering dow n). W hile power is ram ping, the states of the MCH outputs are not guaran teed. Therefore, the MCH cou ld drive t[...]

Intel ® 820E Chipset R Design Guide 57 2.7.5. Direct RDRAM* Clock Routi ng Refer to Chapter 4 C locking for the Intel 820E ch ipset platform ’s Direct RDR AM clock routin g guide lines. 2.7.6. Direct RDRAM* Design Checkl i st Use the follow ing checklis t as a fin al check to en sure that th e moth erboard incorporates solid desi gn practices. T[...]

Intel ® 820E Chipset R 58 Design Guide  If any RSL sig nals are rout ed, even f o r a short dist ance, out of the last R IMM (tow ards termin ation) on the bottom side, ensure th at the ground reference plane (on the th ird layer) is continuous u nder the term ination resistors/cap acitors.  Ensure that the curr ent pa th for p ower d elive [...]

Intel ® 820E Chipset R Design Guide 59  All RSL signals are routed adjacent to a grou nd reference plane. This includes all s ignals f rom the last RIMM to the term ination. If sig nals are routed on the bottom f rom the last RIMM to the term ination, th e ground ref erence plane on the 3 rd lay er mus t extend under these s ignals and include [...]

Intel ® 820E Chipset R 60 Design Guide 2.8. A GP 2.0 For detailed AGP interface fun ctionality (e.g ., protocols, rules, signaling m echanisms), ref er to Revision 2.0 of th e latest AGP In terface Specification obtainable from h tt p : / / www.a g p fo r u m. o r g . T his document focus es only on specific In tel 820E chipset platf orm recomm en[...]

Intel ® 820E Chipset R Design Guide 61 Signal Gr oups • 1 × timin g domain  CLK (3.3 V)  RBF#  WBF#  ST[2:0]  PIPE#  REQ#  GNT#  PAR  FRAME#  IRDY#  TRDY#  STOP #  DEVSEL# • 2 × /4 × timing do mains Set 1  AD[15: 0]  C/BE[1:0]#  AD_S T B0  AD_S TB0# (used in 4 × m ode only ) Set 2  AD[3[...]

Intel ® 820E Chipset R 62 Design Guide Table 10. AGP 2.0 Data/Strobe Associations Data A ssociated S trobe in 1× A ssociated Strobe in 2× A ssociated S trobes in 4× AD[15:0] and C/BE[ 1:0]# Strobes are not used in 1 × m ode. All data is sam pled on rising c lock edges . AD_STB0 AD_STB 0, AD_STB0# AD[31:16] and C/BE[ 3:2]# Strobes are not used [...]

Intel ® 820E Chipset R Design Guide 63 5.8 inches long. An other st robe set (e.g ., SB_STB and SB_STB#) could be 4.2 inch es long, and th e data sign als associated w ith those strobe si gnals (e.g ., SB A[7:0]) can be 3.7 in ches to 4.7 inches long . The strobe sig nals (AD_S TB0, AD_STB0#, AD_S TB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks [...]

Intel ® 820E Chipset R 64 Design Guide The strobe sig nals (AD_S TB0, AD_STB0#, AD_S TB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks on th e source-syn chronous AGP interf ace. T herefore, special care m ust be taken w hen routing these sig nals. Because each strobe pair is tru ly a differen tial pair, the pair should be routed tog ether. (For e[...]

Intel ® 820E Chipset R Design Guide 65 2.8.5. A GP Clock Routing The maxi mu m total AGP clock sk ew (betw een the MCH an d the graphics com ponent) is 1 n s for all data transfer m od es. This 1 ns includes skew and jitter that or iginates on th e motherboard, add-in card, and cloc k synthesizer . Cloc k skew m ust be e valuate d not o nly at a s[...]

Intel ® 820E Chipset R 66 Design Guide Figure 37. Top Signal La yer Ground Reference It is strong ly recomm ended that, at a min im um , the follow ing critical sign als be referenced to ground from the MCH to an AGP conn ector (or to an AG P video controller, if implem ented as a “dow n” solution), utilizing a m inimum number of vias on each [...]

Intel ® 820E Chipset R Design Guide 67 Note: T he m otherboard provides 3.3 V to th e V CC pins of the AG P connector. If th e graphics controller needs a low er voltage, then the add-in card mu st regulate the 3.3 V V CC voltag e to the controller’s requirem ents. The graphics con troller may only pow er AGP I/O buf fers w ith the V DDQ pow er [...]

Intel ® 820E Chipset R 68 Design Guide Figure 38. A GP V DDQ Gener ation Example Circuit SHDN IPOS VIN INEG GND GATE FB COMP C1 1 k Ω 47 µ F 10 pF 7.5 k Ω C2 5 Ω R3 R4 C3 O O O +12V +3.3V VDDQ R1 1 µ F TYPEDET # U1 LT1575 1 2 3 4 5 6 7 8 C5 R5 C4 R2 301 Ω 1.21 k Ω 47 µ F 220 µ F agp_vd dq_gener ation.vs d 2.8.8. V REF Generation for [...]

Intel ® 820E Chipset R Design Guide 69 Durin g a 3.3 V AGP 2.0 operation , V REF mus t be 0.4 V DDQ . How ever, durin g a 1.5 V A GP 2.0 operation, V REF mu st be 0.5 V DDQ . This requires a flexible voltage divider f or V REF . Variou s meth ods of accomplish ing th is exist, su ch as the ex ample in the follow ing figu re. Figure 39. AGP 2.0 V R[...]

Intel ® 820E Chipset R 70 Design Guide 2.8.9. Compensation The MCH AGP interf ace supports res istive bu ffer com pensation (RCOMP). Tie the GRCO MP pin to a 40 Ω, 2% (or 39- Ω , 1%) pull- dow n resis tor (to groun d), via a 10 mil- w ide, very short (<0.5 inch) trace. 2.8.10. A GP Pull-Ups AGP control signals require pull-up resistors to V[...]

Intel ® 820E Chipset R Design Guide 71 2.8.10.1. AGP Signal Voltage Tolerance List The follow ing s ignals on the A GP interface are 3.3 V toleran t during a 1.5 V operation: • PME# • INTA# • INTB# • GPERR# • GSERR# • CLK • RST The followi ng si gnals on the AG P interface are 5 V tolerant (ref er to the USB specification ): • USB+[...]

Intel ® 820E Chipset R 72 Design Guide 2.8.12. A GP Universal Retention Mechanism (RM ) Environm ental testing and field reports indicate that, w ithout prop er retention, AGP cards and A GP In-L ine Memory Module (AIMM) cards may com e unseated durin g system shipping an d handling. In order to prevent the dis engagem ent of A GP cards and A IMM [...]

Intel ® 820E Chipset R Design Guide 73 Figure 41. A GP Left-Handed RM Keep-Out Information Recom men d ed for all AG P cards, the AGP RM is detailed in Eng ineering Change Reques t No. 48 (ECR #48), w hich detai ls approved ch anges to the Acceler ated Graphics Port ( AGP) Interface Specification , Revisio n 2.0 . Intel intends to incorporate the [...]

Intel ® 820E Chipset R 74 Design Guide 2.9. Hub Interface The MCH and ICH2 ballout assign ments hav e been optim ized to simplify the hub interface routin g betw een these dev ices. It is recom mended that the h ub interface signals be routed directly from the MCH to ICH2, with all sig nals referenced to V SS . L a yer tran sitio n should be keep [...]

Intel ® 820E Chipset R Design Guide 75 2.9.1. 8-Bit Hub Interface Routing Guidelines This section docum ents the routing guidelin es for the 8- bit hub interface. This hub interf ace connects the ICH2 to the MCH. This in terface supports tw o buffer m odes: normal and en hanced. The ICH2 uses its HLCOMP pin to set the buffer m ode , and the MCH us[...]

Intel ® 820E Chipset R 76 Design Guide Table 16. 8-Bit Hub Interface HUBREF Generation Circuit Specifications Buffer Mo de HUBREF V oltage S p eci ficatio n (V ) Recommended Resi stor Valu es for the HUBREF Di vider Ci rcuit ( Ω Ω Ω Ω ) Normal/ Single 1/2 V CC 1_8 ± 2% R1 = R2 = 150 ± 1% Normal/ Local 2/3 V CC 1_8 ± 2% R1 = 150 ± 1%, R[...]

Intel ® 820E Chipset R Design Guide 77 2.9.1.4. 8-Bit H ub Interface Compensation The hub interf ace uses a com pensation sign al to adjust buf fer characteris tics to the specif ic board characteristic. The hub in terface requires resistive com pensation (RCOMP). The guidelin es are as follows sh own in the follow ing table. Table 17. 8- Bit Hub [...]

Intel ® 820E Chipset R 78 Design Guide 2.10.1. Sy stem Bus Ground Plane Refer e nce All sy stem bus signals m ust be referenced to GND to provide the optimal current retu rn path. The ground reference m ust be continu ous from the MCH to the Intel PGA370 s o cket. This m ay require a GND reference island on the plane lay ers closest to the signals[...]

Intel ® 820E Chipset R Design Guide 79 A ddit i onal Considerati ons • Distribute V TT w ith a w ide trace. A 0.050 inch m inimu m trace is recomm ended to min im ize DC losses. Ro ute the V TT trace to all components on the host bus. Be su re to include decoupling capacitors. Guidelines for V TT distribu tion and decou pling are contain ed in t[...]

Intel ® 820E Chipset R 80 Design Guide 2.12.1. Cable Detection for Ultra A TA /66 and Ultra A TA / 100 The ICH2 IDE controller su pports PI O, m ultiw ord (8237-style) DMA , and Ultra DMA modes 0 thro ugh 5. The ICH2 mu st determine the ty pe of cable present, to conf igure itself for the f astest possible transf er mode t hat th e hardw are can s[...]

Intel ® 820E Chipset R Design Guide 81 Figure 46. Combin ation Host- Side/Device-Side IDE Cable Detect ion 80-cond uctor IDE cabl e IDE dri ve 5 V ICH2 GPIO GPIO Open IDE d rive 5 V 40-con ductor cable IDE d rive 5 V PDIAG# ICH2 GPIO GPIO IDE d rive 5 V Resistor required for non-5V-tolerant GPI. PDIAG# PDI AG# PDIAG# Resistor required for non-5V-t[...]

Intel ® 820E Chipset R 82 Design Guide 2.12.3. Device-Side Cable Detection For platform s that m ust implem ent device-side detection only (e.g., N LX plat form s), a 0.047 µF capacitor is required on the motherboard, as show n in the followin g figure. This capacitor should not be populated w hen im plementi ng th e recommen ded combination h os[...]

Intel ® 820E Chipset R Design Guide 83 2.12.4. Primary IDE Connector Requirements Figure 48. Conne ction Requirements for Primar y IDE Connector PCIRST# * PDD[15:0] PDA[2:0] PDCS1# PDCS3# PDIOR# PDIOW # PDDREQ PIORDY IRQ1 4 PDDACK# GPIOx ICH2 Prim ary IDE Connector IDE_pri mary_conn_r equi re Reset# PDIAG# / CBLID# N.C. Pins 32 & 34 CSEL * Due[...]

Intel ® 820E Chipset R 84 Design Guide 2.12.5. Secondar y IDE Connector Requi rements Figure 49. Conne ction Requirements for Seconda ry IDE Connector PCIRST # * SDD[15:0] SDA[2:0] SDCS1# SDCS3# SDIOR# SDIOW # SDDREQ SIORDY IRQ1 5 SDDACK# GPIOy ICH2 Secondary IDE Connector IDE_ secondar y_conn_r equire Reset# PDIAG# / CBLID# N.C. Pins 32 & 34 [...]

Intel ® 820E Chipset R Design Guide 85 2.13. A C’97 The ICH2 implem ents an A C’97 2.1- complian t digital cont roller. Any codec attached to the ICH2 AC- link also mu st be A C’97 2.1 com pliant. Please contact y our codec IHV for inf ormation on 2.1-com pliant products . The AC’ 97 2.1 specification is on t he fol low ing Intel w eb page[...]

Intel ® 820E Chipset R 86 Design Guide Clocki ng i s provided f rom the prim ary codec on th e link via BITCL K, and is derived f rom a 24.576 MHz crys tal or oscillator. Ref er to the prim ary codec vendor f or the cry stal or oscillator requirem ents. BITCLK is a 12.288 MHz clock driv en by the pri mary codec to the digit al control ler (ICH2) a[...]

Intel ® 820E Chipset R Design Guide 87 Figure 51. CDC_DN_ENA B# Support Circuitry for a S i ngle Codec on Motherboard Codec A RESET# SDATA_IN Co dec C RESET# SDATA_IN AC 97_RESET# Vcc CDC_DN_ENAB# CNR Board Motherboar d R A 10 k Ω Ω Ω Ω R B 1 k Ω Ω Ω Ω To Ge ner al Purpose Input From AC '97 Controller CNR Connector To A C &apo[...]

Intel ® 820E Chipset R 88 Design Guide Figure 52. CDC_DN_ENA B# Support Circuitry for M ulti-Channel A udio Upgrade Primary A udio Codec RESET# SD AT A_I N A udio Codec RESET# ID0# SD AT A_I N A C97_ RESET# CDC_DN_ENA B# CNR Board Motherboard R A 10 k Ω Ω Ω Ω To Ge ner al Purpose Input From A C '97 Controller CNR Connector S D AT A_ I[...]

Intel ® 820E Chipset R Design Guide 89 Figure 54. CDC_DN_ENA B# Support Circuitry for Tw o-Codecs on Motherboard / T wo-Codecs on CNR Codec A RESET# SD AT A_ IN Codec C RESET# SD AT A_I N A C97_RESET# Vcc CDC_DN_ENA B# CNR Board Motherboard R A 10 k Ω Ω Ω Ω R B 1 κΩ κΩ κΩ κΩ To General Purpose Input From A C '97 Controll e[...]

Intel ® 820E Chipset R 90 Design Guide Valid Codec Confi gurat ions Table 19. Codec Configura tions Valid Codec Configurations Invalid Codec Configurations AC(Prim ary) MC(Prim ary) + X(any other type of codec ) MC(Primary) AMC(P rimary) + A MC(Secondary) AMC(Prim ary) AMC(P rimary) + MC(Sec ondary) AC(Prim ary) + MC(Secondary) AC(Prim ary) + AC(S[...]

Intel ® 820E Chipset R Design Guide 91 2.13.3. A C’97 Routing To ensure the m aximu m perf ormance of th e codec, proper component placem ent and routing techniqu es are required. These techn iques in clude properly isolating th e codec, associated audio circuitry, an alog power supplies, and analog g round planes, from th e rest o f the m o the[...]

Intel ® 820E Chipset R 92 Design Guide 2.13.4. Motherboard Implementation The follow ing des ign con siderations are provided for the im plementation of an IC H2 platform using AC’ 97. T hese design gu id elines have been developed to ensure m aximum flexibility for board designers, w hile reducing the risk of board-related iss ues. These recom [...]

Intel ® 820E Chipset R Design Guide 93 Figure 56. USB Da ta Signals 15k 15k 15 Ω Ω Ω Ω 15 Ω Ω Ω Ω ICH2 P+ P- USB Connector < 1" < 1" 90 Ω 45 Ω 45 Ω Driver Driver USB Twisted Pair Cab le Transmissi on Lin e Motherb oard Trac e Motherb oard Trac e Optional 47 pF Optional 47 pF Recommended USB trace characterist [...]

Intel ® 820E Chipset R 94 Design Guide 2.16. I/O A PIC Design Recommendation UP system s not using th e integrated I/O APIC should co mply with the f ollowing recom mendations: • On the ICH2  Connec t PI CCLK dir ectl y to ground .  Connec t PI CD0 and PI CD1 to ground thro ugh a 10 k Ω resistor. • On the process or  PICCLK m ust be[...]

Intel ® 820E Chipset R Design Guide 95 Figure 57. SM BUS/SM Link Int erface 82801B A ICH2 Ho st con troll er slave i nter fac e SMBus SMBC LK SPD da ta Temperature on ther ma l s ensor Networ k interfac e card on PCI Micr ocont roll er Intel ® 8255 Mother boar d LAN co ntrol ler Wi r e OR (opt ional) SMLink 0 SMLink 1 SMLi nk SMBDAT A sm bus_sm l[...]

Intel ® 820E Chipset R 96 Design Guide 2.18. PCI The ICH2 provides a PCI Bus in terface that is compliant w ith the PCI Local Bus Specification , Revision 2.2. The implem entation is optimized f or high-perform ance data streamin g w hen the ICH2 acts as eith er the target or the initiator on th e PCI bus. For more inf ormation on th e PCI Bus int[...]

Intel ® 820E Chipset R Design Guide 97 2.19.1. RTC Cry stal The ICH2 RTC m odule requires an extern al 32.768 kHz oscillatin g source con nected on the RTCX1 and RTCX2 p ins. The follow ing fi gure show s the external circuitry th at co mprises the oscillator of the ICH2 RTC. Figure 59. External Circu itry for the ICH RT C 2 C3 1 VCC3_3SBY 1 k Ω[...]

Intel ® 820E Chipset R 98 Design Guide 2.19.3. RTC Lay out Considerations • Minim ize the RTC lead lengths. A pproximately 0.25 inch is s uff icient. • Minim ize the capacitance between Xin and Xout in the routin g. • Put a ground plan e under the XTAL components. • Do no t rout e switching signal s under the exte rnal co mponents (unless [...]

Intel ® 820E Chipset R Design Guide 99 A st andby power suppl y shou ld be used i n a desk top sy stem to prov ide continuou s pow er to the RTC wh en available, which w ill significantly increase the RTC b attery lif e and thereby in crease the RTC accuracy . 2.19.5. RTC External RTCRST Cir c ui t The ICH2 RT C requires additional external circui[...]

Intel ® 820E Chipset R 100 Design Guide 2.19.6. RTC Routing Guidelines • All RTC OSC s ignals (RTCX1, RTCX2, VBIAS) sh ould be routed w ith trace length s of less than 1 inch. The shorter, the better. • Minim ize the capacitance between RTCX1 and RTCX2 in th e routing . (Optimally , there woul d be a ground line betw een them.) • Put a groun[...]

Intel ® 820E Chipset R Design Guide 101 logic low. When the jumper is not populated, a low can still be read on the signal line if the effective impedan ce due to the speak er and codec circuit is equal to or less th an that of the integ rated pull-up resistor. Therefore, it is strong ly recomm ended that the eff ective im pedance be greater than [...]

Intel ® 820E Chipset R 102 Design Guide Interr upts B , D, E, and H se rvice d evices i nternal to the ICH 2. Inte rrup ts A, C, F, and G are unuse d and can be used by PCI slots. The follow ing figu re show s an exam ple of IRQ line routing to the PCI slots . Figure 63. Example PCI IRQ Ro uting ICH2 PIRQA# PIRQB# PIRQC# PIRQD# PIRQE# PIRQF# PIRQG[...]

Intel ® 820E Chipset R Design Guide 103 Figure 64. ICH2 / LAN Connect Section ICH2_LAN_connect Dual footpri nt Intel ® 82562EH/825 62ET ICH2 Magnetics module Connec tor A B D C Refer to Intel 82562EH/825 62ET section Table 22. L A N Design Guide Sectio n Reference Lay out Section Previous Figure Reference Design Guide Secti on ICH2 – LAN int er[...]

Intel ® 820E Chipset R 104 Design Guide 2.22.1.1. Bus Topologies The LAN C onnect Interf ace can be configured in s everal topologies, as follow s: • Direct point-t o-point con nection betw een the ICH2 and th e LAN compon ent • Dual f ootprint (see Section 2.22.6.) • LOM/CNR im plementation 2.22.1.2 . Point-to-Point Interconnec t The follow[...]

Intel ® 820E Chipset R Design Guide 105 Figure 66. LOM/CNR Interconnect IO_subsys_LOM-CNR_inte rcomm ICH2 Res. pack CNR PLC card B A PLC C D Table 23. Length Require ments for Figure 66 Config uration A B C D Intel ® 82562EH 0.5” to 6” 4” t o (10” – A) Intel ® 82562ET 0.5” to 7” 3” to (10” – A) Dual footpri nt 0.5” to 6.5?[...]

Intel ® 820E Chipset R 106 Design Guide Figure 67. LA N_CLK Routing Example LA N_ RXD0 LA N_CLK 2.22.1.5. Crosstalk Consideration Crosstalk -induced n o ise m ust be caref ully minim ized. Crosstalk is the prin cipal cause of tim ing skew s and is the largest part of the t RM ATCH sk ew parameter. 2.22.1.6. Impedances Motherboard im pedances shoul[...]

Intel ® 820E Chipset R Design Guide 107 2.22.2. Gener al LAN Routing Guidelines and Considerati ons 2.22.2.1. General Trace Routing Considerations Trace routing cons iderations are im portant to min im ize the eff ects of crosstalk an d propagation delay s on board sections w here high -speed s ignals exist. Sign al traces should be kept as s hort[...]

Intel ® 820E Chipset R 108 Design Guide 2.22.2.1. 1. Trace Geometry and Length The key f actors in controlling trace EMI radiation are the trace leng th and th e ratio of trace w idth to trace heigh t above the g round plane. To m inim ize trace inductance, hig h-s peed sign als and si gnal lay ers close to a ground or pow er plane should be as sh[...]

Intel ® 820E Chipset R Design Guide 109 Figure 69. Ground Plane Separ ation Separate Ch assis Ground Plane Good groun d ing requires t he m inimizat ion of i nductan ce levels in th e interconnecti ons. EMI radiati on can be reduced s ign ifican tly by keepin g grou nd retu rns sh ort, signal l oop areas sm all, and pow er inputs bypas sed to sign[...]

Intel ® 820E Chipset R 110 Design Guide 2.22.2.3. 4-Layer Board D esign Top-Lay er Rout i ng Sensitive an alog signals are routed com p letely on th e top layer w ithout the use of vias. This allow s tight control of signal integ rity and rem oves any im p edance inconsistencies due to lay er changes. Ground Plane A lay out split (100 mils) of the[...]

Intel ® 820E Chipset R Design Guide 111 should be k ept at least 0.3 inch from the nearest receive trace. Possible exception s are only where the traces enter or ex it the magnetics , the RJ-45/11, an d the PLC. 6. Use of an inferior m agnetics m odule . The magnetics m odules used by Intel hav e been fully tested for IEEE PLC con formance, f o r [...]

Intel ® 820E Chipset R 112 Design Guide 2.22.3. Intel ® 82562EH Home/PNA * Guidelines Table 24. Relat ed Documents Title Doc # Intel ® 82562EH Hom ePNA 1-Mbit/ s Physi cal Layer Int erface P roduct Preview Datasheet OR-2183 RS-82562EH 1-Mbit/ s Hom e PNA LAN Connec t Option A pplicati on Note OR-2182 For correct LAN perform ance, designers m ust[...]

Intel ® 820E Chipset R Design Guide 113 For noise-f r ee and stable operation , place the cry stal and associated discretes as clos e as possible to th e Intel 82562EH com ponent, keepi ng th e length as short as possible. Do not rout e any noisy s ign als in this area. 2.22.3.4. Phoneline HPNA Termination The transmit/receiv e differential- signa[...]

Intel ® 820E Chipset R 114 Design Guide 2.22.3.5. Critical Dimensions As s how n in the follow ing figu r e, there are three dim ensions to cons ider during layou t: Distance B, from the line RJ11 connector to the magnetics m odule; distance C, from the phone RJ11 to the LPF (if implem ented); and distance A , from the In tel 82562EH com ponent to[...]

Intel ® 820E Chipset R Design Guide 115 2.22.3.5. 3. Dist ance f r om LPF t o Phone RJ11 Distance ‘ C’ sh ould be less than 1 inch . Regarding trace sy mmetry , route differen tial pairs w ith consistent separation and w ith exactly th e same len gths an d physical dim ensions. Asy mmetry and unequal length in the diff e rential pairs contribu[...]

Intel ® 820E Chipset R 116 Design Guide 2.22.4.2. Crystals and Oscillators To minim ize the effects of EMI, clock sources sh ould not be placed n ear I/O ports or board edges. Radiation from thes e devices may be coupled onto th e I/O ports or out of t he sy stem ch assis. Cry stals also shou ld be kept aw ay from the Ethernet m agnetics m odule, [...]

Intel ® 820E Chipset R Design Guide 117 Figure 73. Critical Dimensions for Component Placement Intel® 82562ET / 82562EM B A ICH2 EEPROM Magnetics Mod u l e Line RJ45 crit _dim_comp_plac Distance Prio rity Gui deline A 1 <1 inch B 2 <1 inch 2.22.4.4. 1. Distance f rom M agnetics Modul e to RJ45 Distanc e ‘A,’ in the pre vious figur e, sh[...]

Intel ® 820E Chipset R 118 Design Guide 2.22.4.4. 2. Distance fr om t he Intel ® 82562ET Component to t he Magnetics Module Distance ‘ B’ in Figu re 73 also should be design ed to be less than 1 inch between devices. The high- speed nature of the signals pro pagating thro ugh these traces requires that the d istance between these compon ents [...]

Intel ® 820E Chipset R Design Guide 119 Figure 74. T ermination Plan e N/C RJ-45 Magnetics Module RDP RDN TDP TDN Termination Plane Additional capacitance that may need to be added for EFT testing term_plane 2.22.5. Intel ® 82562ET/EM Disable Guidelines To disable the In tel 82562ET/EM, the device m ust be isolat ed (disabled) prior t o reset (RS[...]

Intel ® 820E Chipset R 120 Design Guide There are four pin s whic h are us ed to put th e Intel 82562ET/EM controller in diff erent operati ng s tates: Test_En, Isol _Tck, Isol_Ti, and Isol _Tex. The table below describes the operati onal/dis able features f or this design. Test_En Isol_ Tck Isol_Ti Isol_ Tex State 0 0 0 0 Enabled 0 1 1 1 Disabl e[...]

Intel ® 820E Chipset R Design Guide 121 Figure 77. Dua l-Footprint Ana log Interfac e IO_subsys_dual_footpr i nt_analog_ IF Magnetics module TDP RJ45 Intel ® 82562EH/8 2562ET TDN RDP RDN RJ11 TXP TXN Tip Ring Intel 82562EH config. Intel 82562ET config. Additional guidelines for this conf iguration are as follows: • L = 0.5 in ch to 6.5 in ches [...]

Intel ® 820E Chipset R 122 Design Guide • Traces from m agnetics to con nector m ust be shared and n o t stubbed. A n RJ-11 connector th at fits into the RJ-45 slot is available. Any amount of stubbing will destroy b oth HomePNA* and Ethernet perform ance. 2.22.7. ICH2 Decoupling Recommendations The ICH2 can gene rate large curr ent swings when [...]

Intel ® 820E Chipset R Design Guide 123 Figure 78. De coupling Capacitor Layout 3.3 V Core 1.8 V Core 1.8 V Standby 3.3 V Standby 3.3 V Core 1.8 V Standby 5 V Ref ICH2_de coupling_cap The previous f igure show s the layou t of th e ICH2 decoupling capacitors for various pow er planes around the ICH2. The decoupling caps are circled, with an arrow [...]

Intel ® 820E Chipset R 124 Design Guide 2.23. FWH Flash BIOS Guidelines The general com p atibility g uidelines and the desi gn recom mendations f o r supportin g the FWH Flash BIOS device are discussed next. Most changes w ill be incorpo rated into the BIOS. Refer to the FWH Flash B IOS sp ecific atio n or e quival ent. 2.23.1. In-Circuit FWH Fla[...]

Intel ® 820E Chipset R Design Guide 125 2.24. ICH2 Design Checklist Thi s checkl ist highlight s desi gn consid era tions t hat shoul d be revie wed befo re manufac turing a n Intel 820E chipset- based motherboard t hat im plement s an IC H2. The entries in th is check list shoul d provide the im portant connect ions to th ese devices and any crit[...]

Intel ® 820E Chipset R 126 Design Guide Table 27. Hu b Interface Checklist Item s Recommendations Reason/Effect HL[11] No pull-up resis tor is requi red. Use a no-st uff or a tes t point t o put the ICH2 into NA ND chain m ode test ing. HL_COMP Tie the COMP pin to a 40 Ω , 1% or 2% (or 39 Ω , 1%) pul l-up resis tor (to 1.8 V ), via a 10 mil wi[...]

Intel ® 820E Chipset R Design Guide 127 Table 31. In terrupt In terface Checklist Item s Recom m endations Reason/Effect PIRQ#[D: A] These si gnals require a pull -up resist or. A 2.7 k Ω pull-up resi stor to V CC 5 V or an 8.2 k Ω pull-up resisto r to V CC 3.3 V is recom mended. In a non-API C mode, the PIRQx# signals can be routed to int err[...]

Intel ® 820E Chipset R 128 Design Guide Table 32. G PIO Checklist Item s Recommendations Reason/Effect GPIO pins GPIO[0:7]: • These pi ns are in the m ain power well. Pull-ups m ust use the 3.3 V plane. • Unused core well inputs m ust eit her be pulled up to VCC3.3 or be pulled down. Thes e inputs m ust not be allowed to float. • GPI O[1:0] [...]

Intel ® 820E Chipset R Design Guide 129 Table 34. Power Management Checklist Item s Recommendations Reason/Effect THRM# Connect t o temperat ure sensor. Pull-up if not used. Input to I CH2 cannot f loat. THRM# polarity bit defaults THRM# to acti ve low, so p ull-up . SLP_S3# SLP_S5# No pull-up/pull -down resistors needed. Signals driven by ICH2. S[...]

Intel ® 820E Chipset R 130 Design Guide Table 36. System M anagement Checklist Item s Recommendations Reason/Effect SMBDATA SMBCL K Requires external pull-up res istors to 3.3 V or 3.3 V st andby. Value of pull -up resist ors is det ermined by the line load. Open-drain signal i n resume we ll SMBALER T#/ GPIO[11 ] See GPIO s ection if SMBALERT# no[...]

Intel ® 820E Chipset R Design Guide 131 Table 39. Miscellaneous Signals Checklist Item s Recommendations Reason/Effect SPKR No extra pull-up resistors Effec tive im pedance due to s peaker and codec c ircuit ry must be greater than 50 k Ω , or a m eans to is olate the res istive load from the signal while PW ROK is low mus t be found. Has integr[...]

Intel ® 820E Chipset R 132 Design Guide Figure 73. 5V REF Circuitry Vcc s upply (3.3 V) 5 V supply To sy stem To sy stem Vref sys_des_5Vref_circ 1 µ F 1 k Ω Table 41. IDE Ch ecklist Checklist Item s Recommendati ons Reason/Effect PDD[15:0] , SDD[ 15:0] No extra series term ination res istors or other pull-ups /pull-downs are required. • PDD7/[...]

Intel ® 820E Chipset R Design Guide 133 Checklist Items Recommendations Reason/Effect Cable Detect * • Host S ide/Devic e Side Detec tion:  Connec t the IDE pin PDIA G/CBLID to an ICH2 GPI O pin. Connect a 10 k Ω resis tor to GND on t he signal line. • Devic e-side detec tion:  Connec t a 0.04 µ F capacitor f rom the IDE pi n PDIAG/ C[...]

Intel ® 820E Chipset R 134 Design Guide 2.25. ICH2 Lay out Checklist Table 43. 8- Bit Hub Int erface # Lay out Recommendations Yes No Comments 1 Board im pedance m ust be 60 Ω ± 10% . 2 Traces m ust be rout ed 5 mil s wide with 20 mils spacing. 3 In order to break out of the MCH and ICH2 pac kage, t he hub interfac e signals can be routed 5 on [...]

Intel ® 820E Chipset R Design Guide 135 Table 46. L A N Con nect I/F # Lay out Recommendations Yes No Comments 1 Stack -up: 5 m ils wide, 10 m il spac ing 2 Z 0 = 60 Ω ± 15% Signal integrit y requirement 3 LAN m ax. trace length, ICH2 to CNR : L = 3 inches t o 9 inches (0. 5 inch to 3 i nches on card ) To meet t imi ng requirement s 4 Stubs due[...]

Intel ® 820E Chipset R 136 Design Guide # Lay out Recommendations Yes No Comments 20 Isolat e I/O s ignals from high-speed s ignals. To mi nimize c rosst alk 21 Place t he 82562ET/EM part m ore than 1.5 i nches from any board edge. This minim izes the potential of EMI radiation problem s. 22 Verify the EEPROM size. 82562ET : 64 word 82562EM : 256 [...]

Intel ® 820E Chipset R Design Guide 137 Table 49. CK- SKS Clocking # Lay out Recommendations Yes No Comments 1 CLK_33 goes to I CH2, FW H FLAS H BIOS, and SIO. Clock c hip to seri es resis tor = 0.5 inc h, and from series res istor t o receiver = 15 inc hes max. Routed on one layer. 2 PCI_33 goes t o PCI devic e or PCI slot . There are 5 clocks. C[...]

Intel ® 820E Chipset R 138 Design Guide This page is intentionally lef t blank.[...]

Intel ® 820E Chipset R Design Guide 139 3. Advanced System Bus Design Section 2.10 des cribes the recom men dations for desi gnin g Intel 820E chi pset-bas ed platforms . This section di scus ses in m o re detail th e methodolog y used to dev elop the advanced s ys tem bus guideli nes. These lay out consideration s apply to Intel 820E chipset /FC-[...]

Intel ® 820E Chipset R 140 Design Guide Term De finition Flight tim e Flight tim e is a timing equation term that includes the signal propagation delay, any effects of the sy stem on the T CO of the driv er, plus an y adjus tmen ts to the signal at the receiver n eeded to guaran tee the setup tim e of the receiver. More precisely , flight time is [...]

Intel ® 820E Chipset R Design Guide 141 Term De finition Simultan eous switching output (SSO) effects Difference in electrical timing parameters an d degradation in signal quality caused by m ultiple signal outputs simultaneously switching voltage levels (e.g., hig h to low ), in th e direction opposite to a si ngle s ignal (e.g., low to high) or [...]

Intel ® 820E Chipset R 142 Design Guide 3.2.1. In itial Timing A naly sis Perform an initial tim ing analy sis of the sy stem using th e follo w ing tw o equations, which are th e b asis for timin g analy sis. T o complete the initial tim ing analy sis, values f or clock skew and clo ck jitter are needed, along w ith the com ponent specif ications[...]

Intel ® 820E Chipset R Design Guide 143 A designer u sing com p onents other than those listed previously m ust evaluate additional combinations of driver and receiv er. Table 51. AGTL+ Paramet ers for Example Calculat ions 1,2 IC Para mete rs Pentium ® III Processor Core at 133 MHz Bus Intel ® 82820 MCH Notes Clock-t o-output m aximum (T CO_MAX[...]

Intel ® 820E Chipset R 144 Design Guide The following tw o tables were derived assum ing the followin g: • CLK SKE W = 0.2 ns Note: This assumes that clock driver pin-to-pin skew is red uced to 50 ps by tying tw o host clock outp uts toge ther ( “ganging”) at the c loc k drive r out put p ins, and the P CB cl ock r outing ske w is 150 ps. Th[...]

Intel ® 820E Chipset R Design Guide 145 Table 53. Examp le T FLT_MIN Calculations 1 (Frequenc y Indepe ndent) Driver Receiver THOLD ClkS KEW T CO_MIN Recommended TFLT_MIN Process or 2 Proces sor 2 0.8 0.2 -0.1 1.2 Process or 2 Intel ® 82820 M CH 0.28 0.2 -0.1 .58 82820 MCH Processor 2 0.8 0.2 0.5 .5 NOT ES: 1. All ti mes i n nanoseconds . 2. Proc[...]

Intel ® 820E Chipset R 146 Design Guide 3.2.3.3. Monte Carlo A naly sis Perform a Monte Carlo A nalysis to ref ine the passing solution s pace region. A Monte Carlo Analy sis involves ran domly varying param eters independently of one an other, over their tolerance ran ges. This analy sis is designed to ensure that n o region of failing flight tim[...]

Intel ® 820E Chipset R Design Guide 147 The transm ission line packag e models mu st be inserted betw een the ou tput of th e buffer and the n et it is driving . Likew ise, the packag e model m ust also be placed betw een a net and the inpu t of a receiver model . This is perform ed, generally , by editi ng t he sim ulator’s net description or t[...]

Intel ® 820E Chipset R 148 Design Guide AGTL+. Intragrou p AGTL+ crosstalk involv es interference betw een AGTL+ signals w ithin the sam e group. (S ee Section 3.4 f or a description of t he dif feren t AG TL+ group t ypes .) Intergroup A GTL+ crosstalk involves th e interference of AGTL+ signals in a particular group w ith AGTL+ signals in a diff[...]

Intel ® 820E Chipset R Design Guide 149 Figure 74. PICD[1,0] Uniprocessor Topology ICH2 Intel ® PGA37 0 Z 0 = 60 Ω ± 15% 1.5 150 Ω picd_uniprocessor_topo Figure 75. PICD[1,0] Dual-Processor Topology ICH2 Intel® PG A370 Z 0 = 60 Ω ± 15 % 1.5 V 300–330 Ω Intel PG A370 1.5 V 300 –330 Ω picd_dual -processor_topo 3.2.5. Post-Lay out S[...]

Intel ® 820E Chipset R 150 Design Guide 3.2.5.2. Crosstalk A naly sis AGTL+ cross talk si mu lations can consider as n o n-cou p led the process or core package, the In tel 82820 MCH package, an d the Intel PGA370 socket. Sim ulate the traces as loss less f or wors t-case cross talk and lossy where m ore accuracy is n eeded. Evaluate both odd-m od[...]

Intel ® 820E Chipset R Design Guide 151 Figure 76. T est Load v s. A ct ual System Load V TT Q Q SET CLR D Vcc CLK R TEST Test load Driver pin Driver pad T REF T CO I/O Buffer Q Q SET CLR D Vcc CLK Driver pad T FLIGHT SYSTEM I/O Buffer V TT R TT Act ual syst em lo ad Receiver pin test_actual_load The pre vious figur e shows the d iffer ent co nfig[...]

Intel ® 820E Chipset R 152 Design Guide 3.3. Theory 3.3.1. A GTL+ AGTL+ is th e electrical bus techn o logy used for the processor bus . This is an inciden t wave sw itching, open-drain bus w ith external pull- up resistors that provide both the high logic level an d termination at each load. The processor A GTL+ drivers cont ain a fu ll-cy cle ac[...]

Intel ® 820E Chipset R Design Guide 153 3.3.3. Crosstalk Theory AGTL+ si gnals swing acro ss a smaller volta ge range and ha ve a co rre spond ingly smaller no ise margin than techn ologies traditionally us ed in personal computer designs , so designers using AGT L+ m ust be more aw are of crosstalk th an they m ay have been in prev ious desig ns.[...]

Intel ® 820E Chipset R 154 Design Guide Additional aggressors are possible in the z-direction, if adjacent sign al layers are not routed in m utually perpendicular direction s. Because cross talk coupling coefficients decrease rapidly with in creasing separation, it is rarely necessary to consider aggressors at least five line w idths away from th[...]

Intel ® 820E Chipset R Design Guide 155 3.4. More Details and Insight 3.4.1. Textbook Timing Equati ons The “tex tbook” equa tions u sed to calculate th e propagation rate of a PC B are the basi s for spreads heet calculations of tim ing margin b ased on the componen t parameters. These equations are as follow s: Equation 9. Intr insic Impedan[...]

Intel ® 820E Chipset R 156 Design Guide 3.4.2. Effectiv e Impedance and Tolerance/Variation The impedan ce of the PCB m ust be controlled w hen the PCB is fabricated. The best impedan ce control specification m ethod for each situ ation m ust be determined. The u se of st ripline transm ission lines (w here the trace is betw een tw o reference pla[...]

Intel ® 820E Chipset R Design Guide 157 3.4.3.2. Reference Planes and PCB St ack-Up It is strongly recom mended that bas eboard stack-up be arrang ed such that A GTL+ sign als are refe renc ed to a gro und ( V SS ) plane, and that the A GTL+ signals do not traverse m ultiple signal layers. Deviating f r om eith er guideline can create discontin ui[...]

Intel ® 820E Chipset R 158 Design Guide Figure 81. Layer Sw itch w ith M ultiple Ref erence Planes (Same T ype) lay_sw_m ult_refplane Signal Layer A Signal Lay er B Lay er Lay er Ground Plane Ground Plane When rou ting an d stack- up cons traints requ ire that an A GT L+ sig nal referen ce V CC or multiple planes, special care mu st be taken to mi[...]

Intel ® 820E Chipset R Design Guide 159 Figure 83. On e Layer with M ult iple Reference Planes 1lay_Mult_refplane Ground Signal Layer A Power 3.4.3.3. High-Frequency Decoupling Thi s secti on co ntains seve ral high-freq uency dec oup ling rec ommendati ons that will improve the re turn path for an A GTL+ signal. These design recom mendations w il[...]

Intel ® 820E Chipset R 160 Design Guide 3.4.4. Clock Routing Analog sim ulations are required to ensure that th e clock net signal quality and skew are acceptable. The sy stem clock skew must be mi nim ized. (The calculations and sim ulations for the ex ample topology in this docum ent have a total clock skew of 200 ps and 150 ps of clock jitter).[...]

Intel ® 820E Chipset R Design Guide 161 3.5.1. V REF Guard Band To account for noise sou rces that m ay affect th e w ay an AGTL+ sig nal becomes valid at a receiv er, V REF is shifted by ∆ V REF for measuri ng the minimum and maximum flight times. T he V REF guard band regio n is boun ded by V REF – ∆ V REF and V REF + ∆ V REF . ∆ V REF[...]

Intel ® 820E Chipset R 162 Design Guide 3.5.4. Flight Time Definition and Measurement Timing meas urem ents consist of m inimu m an d max imum flight times , to take into accou nt the f act that devices can turn on or off an yw here in a V REF guard ba nd re gion. This regio n is bo unde d by V REF – ∆ V REF and V REF + ∆ V REF . The m inimu[...]

Intel ® 820E Chipset R Design Guide 163 4. Clocking 4.1. Clock Generation Two clock gen erator com ponents are required in an Int el 820E chips et-base d sy stem . T he Direct RDRA M clock generator (DRCG) g enerates clock f or the Direct RDRAM interf ace, while the C K133 compon ent generates clocks f o r the rest of the system . Clock sy nthesiz[...]

Intel ® 820E Chipset R 164 Design Guide The MCH uses th e sam e clock for h ub interface an d AGP. It is im portant that the hub in terface/A GP clocks are rout ed so as to ensu re that the skew requirements are s atisfied as follow s: • Between the MCH hub interface/A GP clock and the AGP conn ector (or device) • Between the MCH h ub interfac[...]

Intel ® 820E Chipset R Design Guide 165 Table 56. In tel ® 820E Chipset Platf orm Clock Skew s Clock Symbols (see Figure 86) Relationship Skew Notes P i n-to-Pin (p s) Board (ps) Total (ps) Min. M ax. M in. M ax. Min. Max. A leads C A leads E (or C leads E) PGA370 HCLK t o PGA370 HCLK ( DP only) and PGA370 HCLK to MCH HCLK ( DP only) -175 +175 -1[...]

Intel ® 820E Chipset R 166 Design Guide The follow ing fig ure show s the In tel 820E chipset clock l engt h routi ng g uidelines. Figure 87. Inte l ® 820E Chipset Clock Rout ing Guidelin es 1,2 Note: 1. Tie 3V66 clock for MCH to 3V 66 clock for AGP connector, to eliminate pin-to-pin skew. 2. These calculations are based on 150-ps/in trace veloci[...]

Intel ® 820E Chipset R Design Guide 167 Table 57. In tel ® 820E Chipset Platf orm System Clock Cross-Reference CK133/DRCG Pin Nam e Component Pin Name PCICLK PC I slo t CLK PCI slot CLK PCI slot CLK PCI slot CLK PCI slot CLK ICH2 PCICLK-F LPC super I/O CLK FWH Flash BIOS CLK 3V66 MCH GCLKI N ICH2 CLK66 AGP connect or (on-board device) CLK 48MHz I[...]

Intel ® 820E Chipset R 168 Design Guide 4.2. Component Placement and Interconnection Lay out Requirements The layout requ iremen ts for each interconnection are explained in detail in the f ollowi ng section s: • Crystal to CK133 • CK133 to D RCG • MCH to DRCG • DRCG to RDRAM channel 4.2.1. 14.318 M Hz Cry stal to CK133 The distance betw e[...]

Intel ® 820E Chipset R Design Guide 169 4.2.3. MCH to DRCG • Pclk M • Pclk N • VddIPD Figure 89. MCH-to-DRCG Routing Diagram Ground Ground/P owe r Plane 6 mils 4.5 mils 1.4 m il s 1.4 m il s 6 mil s VddiPD 6 mils 6 mils Ground 6 mils 6 mi ls Hclk out 6 m ils 6 mils Rclkout 6 mils 6 mi ls Ground 6 mil s mch_drcg_route Hclkou t, Rclkout , and [...]

Intel ® 820E Chipset R 170 Design Guide 4.2.4. DRCG-to-RDRA M Channel The Direct RDRA M clock sig nals (C TM/CTM# and CFM/CFM#) are h igh- speed, impedance-m atched transm ission lines. Direct RD RAM clock s begin at the end of the Direct RDR AM chan nel and propagate to the cont roller as CTM/CTM# (see Fi gure 90), w here they loop back as CFM/C [...]

Intel ® 820E Chipset R Design Guide 171 For line section D (DRCG to last RIMM), the CTM/CT M# must be leng th-m atched within ±2 m ils. (Exact m atching is recom mended.) For section C , ±2 mi l trace length match ing is required for th e CFM/CFM# signa ls. Note: T he total trace lengt h m atching for the entire C T M/CTM# signal trace (sections[...]

Intel ® 820E Chipset R 172 Design Guide 4.3. DRCG Impedance Matching Circuit The external DRCG im pedance matchin g circuit is show n in the follow ing f igure . The values for th e elemen ts are listed in Table 59. Figure 94. DRCG Impedance Matching Netw ork DRCG C D R S R P R T Z CH C F V DD V DD O V DD O C D R S C MID R P Z CH C MID 2 R T IR V [...]

Intel ® 820E Chipset R Design Guide 173 4.3.1. DRCG Lay out Example Figure 95. DRCG Layout Example Rs - 39 Ω (Keep trace from DRCG to Rs VERY sh ort) Rp - 51 Ω (Keep trace from Rs to Rp short) CTM/CT M# route on bottom layer Cmid - 100pF EMI Cap - 4pF Do Not Stuff Decoupling C ap - 0.1uF (Place VERY Near DRCG 3.3V Pi n!) Decoupling C ap - 0.1u[...]

Intel ® 820E Chipset R 174 Design Guide 4.7. Unused Outputs All unused c lock o utputs must be tied to gro und thr ough a ser ies re sistor that has a ppr oximatel y the impedance of th e output buffer (sh o w n in the f ollowin g table). These resistors are designed to terminate unused o utputs to eliminate EMI. Table 60. Un used Outp ut Termin a[...]

Intel ® 820E Chipset R Design Guide 175 4.9. DRCG Frequency Selection and the DRCG+ 4.9.1. DRCG Frequency Selecti on Table and Jitter Speci fi cation To pr ovide additional flexibility in board design, Intel h as enabled a variation of the DRCG, called the DRCG+ . The device has th e same specification s, pinout, and form -factor men tioned in the[...]

Intel ® 820E Chipset R 176 Design Guide 4.9.2. DRCG+ Frequency Sel ecti on Schematic The DRCG+ frequ ency can be selected using tw o GPIOs connected to the MUL T [0:1] pins, as sh own in the f ollow ing fig ure. This al low s selection of all frequ encies support ed by t he Int el 820E chips et. Figure 96. DRCG+ Frequency Selection drcg+freq_sel R[...]

Intel ® 820E Chipset R Design Guide 177 5. System M anufacturing 5.1. Stack-Up Requirement The Intel 820E ch ipset plat form requires a board stack- up with a 4.5 mil prepreg. This chang e in dimen sion (previously , typically 7 mils ) is required becau se of th e sign aling en vironm ent used for th e Direct RDRA M, AGP 2.0, and hub interf ace. T[...]

Intel ® 820E Chipset R 178 Design Guide 5.1.2. Design Process To meet th e tigh t tolerances required, a good des ign process is as follows: • Specify the material to be used. • Calculate th e board geometries for th e desired impedance or us e the example st ack-u p provided. • Build t est boards an d coupons. • Measure the board im pedan[...]

Intel ® 820E Chipset R Design Guide 179 5.1.4. Recommended Stack-Up Tho ugh numerous sta ck-up var iati ons ar e po ssible , the fo llowing star ting po int is r ecommended : W = 18 mi ls, H = 4.5 m ils, T = 2.0, 1-ply 2116 prepreg For other possibilities see the following table and the f ollowing figures: Table 61. 28 Ω Ω Ω Ω Stack-Up Exa[...]

Intel ® 820E Chipset R 180 Design Guide Figure 98. M icrostrip (a) and St ripline (b) Cross Section f or 28 Ω Ω Ω Ω Trace G G 4.5 mils 2.1 mils 6 mils 18 mils 10 mils S a) Microstrip cross section for 28- Ω trace b) Stripline cross section for 28- Ω trace G G 5 mils 1.2 mils 5 mils 13.5 mils 6 mils S 7 mils 1.2 mils 1.2 mils x-section_[...]

Intel ® 820E Chipset R Design Guide 181 5.1.7. Testing Board I mpedance The Intel Print ed Cir cuit Boar d (PCB) Test Methodol ogy document ( order# 298179-001) sh ould be used to ensure boards are with in the 28 Ω +/- 10% requirem ent. This docum ent can be found at http://developer.intel.com . 5.1.8. Board Impedance/Stack-up Summary 1. 7628 cl[...]

Intel ® 820E Chipset R 182 Design Guide This page intentionally lef t b lank.[...]

Intel ® 820E Chipset R Design Guide 183 6. System Design Considerations 6.1. Pow er Delivery 6.1.1. Terminol ogy and Definitions Term Definition Suspend to RAM (S TR) In the STR state, th e sy stem state is stored in main m emory and all unnecess ary system logic is turned off. Only main m emory and logic required to w ake the sy stem remain pow e[...]

Intel ® 820E Chipset R 184 Design Guide 6.1.2. Pow er Delivery of Intel ® 820E Chipset Customer Reference Board Figu r e 101 show s the pow er delivery architect ure for th e Intel 820E Chipse t Ref erence Board. This pow er delivery architecture su pports the Instan tly Av ailable PC Desig n Gui delines v ia the Suspen d-to- RAM (STR) state. Du [...]

Intel ® 820E Chipset R Design Guide 185 This desig n guide provi des only exampl es. Many power dis tributi on m ethods achiev e sim ilar results . When devi ating f rom th ese exam ples in any w ay, it is critical to consider the ef fects of the chan ge. In addition to th e pow er planes prov ided by th e ATX pow er supply, an in stantly availabl[...]

Intel ® 820E Chipset R 186 Design Guide 2.5 VBSY The 2.5 V SBY power plane is u sed to pow er the RDRAM core an d the VCMOS rail on the RDR AMs. The RDRA M core requires an approxim ately 4.5-A maximum averag e DC cu rrent at 2.5 V. In the Intel 820E chipset ref erence board, the 2.5 V SBY plan e is derived from the 5 V dual pow er plane using a s[...]

Intel ® 820E Chipset R Design Guide 187 Figure 102. 1.8 V and 2.5 V Power Seq uencing ( Schottky Diode) 1.8 V 2.5 V diod e_1. 8V&2.5V V DDQ The V DDQ plane is used to pow er the MCH A GP interface and th e graphics compon ent AGP interface. Refer to the AGP Interface Specification , Revisi on 2.0 ( ht tp : / / www. a gp f o r um. o r g ). For [...]

Intel ® 820E Chipset R 188 Design Guide 1.8 VSB The 1.8 V SB plane powers the logic to the resu me w ell of the ICH2. This should not be used for VCMOS. The VCMOS des cribed in t he 2.5 V SBY section sh ould be powered dow n in S5. How ever, the 1.8 V SB requires pow er in S5. Ref er to the 2.5 V SBY se ctio n for i nformatio n rega rdi ng poweri [...]

Intel ® 820E Chipset R Design Guide 189 Figure 103. Example 1.8V/3.3V Po wer Seq uencing Circui t Q1 PNP Q2 NPN 220 220 470 +3.3V +1.8V When analy zing system s that m ay be “m arginally com pliant” with the 2 V Rule, pay clo se attention to the behavi or of th e ICH2’s RSMRST# and PWROK (al so LA N_PWROK in IC H2-m ) signals , since these s[...]

Intel ® 820E Chipset R 190 Design Guide Figure 104. Example 3.3V/5V REF Sequencing Circuitry VCC Supply (3.3 V) 5 V Supply 1 K 1 µ F To System VREF To Sy stem 6.1.5. Excessive Pow er Consumption by 64/72-Mbit RDRA M Som e 64/72-Mbit RDRA M devices interpret non- broadcast, device-directed com mands as broadcast comm ands. These comm ands are the [...]

Intel ® 820E Chipset R Design Guide 191 Figure 105. Use a GPO to Reduce DRCG Frequency DRCG GPO S0 S0 gpo_drcg-freq 6.1.5.2. Option 2: Increase the Cu rrent Capability of the 2.5 V Voltage Regulat or The second implem entation option requires that the 2.5 V power su pply be m odified to maintain the ma xim um am ount of cu rrent required by a ful [...]

Intel ® 820E Chipset R 192 Design Guide 6.2. ICH2 Pow er Plane Split The following example show s the power plane splits f or the ICH2. Figure 106. Example o f ICH2 Pow er Plane Split[...]

Intel ® 820E Chipset R Design Guide 193 6.3. Thermal Design Pow er The therm al design pow er is the estim ated maxi mu m possible expected pow er generated in a com ponent by a real istic appl ication. It is based on extrapolations of both hardw are and softw are technology over the life of th e product. It does n ot represent the ex pected power[...]

Intel ® 820E Chipset R 194 Design Guide More inform ation regarding this com po nent is available f rom the v endors listed in the follow ing table. Table 64. Glue Chip Vendors Vendor Intel Contact Contact Information Fujits u Microelect ronics Custom er Response Cent er 3545 Nort h 1st St reet, M/S 104 San Jos e, CA 95134-1804 Phone: 1-800-866-86[...]

Intel ® 820E Chipset R Design Guide 195 Appendix A: Reference Design Schematics (Uniprocessor) This chapter provides the sche matic diag rams for the R eference Board Uniproces sor design . Reference Design Feature Set • Intel 820E ch ipset  Memory controller hub (MCH )  I/O controller hu b (ICH2)  FWH Flash BIOS • Support f or Copper[...]

Intel ® 820E Chipset R 196 Design Guide This page is intentionally lef t blank.[...]

5-23-2000_9:18 1 REVISION 0.5 FCPGA 2 RIMM ICH2 REFERENCE SCHEMATICS DRAWN BY: LAST REVISED: SHEET: FOLSOM, CALIFORNIA 95630 1900 PRAIRIE CITY ROAD 87 6 54 32 1 A B C D 1 2 3 4 5 6 7 8 D C B A PCG PLATFORM DESIGN REV: 0.5 PROJECT: OF 40 TITLE: INTEL(R) 820E CHIPSET 2 DIMM FCPGA REFERENCE BOARD R PCG AE Camino2 Note that these schematics are prelimi[...]

2 5-23-2000_9:18 BLOCK DIAGRAM DRAWN BY: LAST REVISED: SHEET: FOLSOM, CALIFORNIA 95630 1900 PRAIRIE CITY ROAD 87 6 54 32 1 A B C D 1 2 3 4 5 6 7 8 D C B A PCG PLATFORM DESIGN REV: 0.5 PROJECT: OF 40 TITLE: INTEL(R) 820E CHIPSET 2 DIMM FCPGA REFERENCE BOARD R PCG AE Camino2 LPC B us CTRL ADDR ADDR CTRL DATA AGP Bus PCI CONN 3 PCI CONN 1 PCI CONN 2 P[...]

3-20-2000_10:15 3 PROCESSOR CONNECTOR VID0 VID1 VID2 VID3 33 VID[3:0] 0.1UF C80 JP16 1 2 3 RS#0 RS#1 RS#2 6 RS#[2:0] HREQ#0 HREQ#1 HREQ#2 HREQ#3 HREQ#4 6 HREQ#[4:0] HA#3 HA#4 HA#5 HA#6 HA#7 HA#8 HA#9 HA#10 HA#11 HA#12 HA#13 HA#14 HA#15 HA#16 HA#17 HA#18 HA#19 HA#20 HA#21 HA#22 HA#23 HA#24 HA#25 HA#26 HA#27 HA#28 HA#29 HA#30 HA#31 6,37 HA#[31:3] HD#[...]

3-20-2000_10:15 PROCESSOR CONNECTOR 4 0.1UF C433 0.1UF C432 0.1UF C434 0.1UF C435 0.1UF C431 TDO R511 22 C428 10PF R514 1K R515 47 R516 150 4.7UF C436 2 1 0.1UF C429 C437 20% 33UF 21 4.7UH L26 47 R517 R520 680 TDI R122 R121 J28 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 87 65 4 21 3 TCK TMS CPURST#_R ITP_PON DBRST#_R ITPRDY#_R[...]

3-20-2000_14:02 CLOCK SYNTHESIZER 5 JP20 10K R230 C364 82PF 4,7 SEL133/100# 4PF C363 CK133_XIN SIO_14MHZ_R IHC_14MHZ_R IHC_48MHZ_R TEST_CLK66_R ICH_CLK66_R MCH_CLK66_R SIO_PCLK7_R FWHPCLK_R PCLK5_R PCLK4_R PCLK3_R PCLK2_R PCLK1_R ICHPCLK_R ITPCLK_R CK133_XOUT VCC_3_3_CK133_FB PCISTOP# CPUSTOP# CK133_PWRDWN# SPREAD# SEL0 VCC2_5_CK133_FB APICCLK_R PI[...]

3-20-2000_14:02 MCH 6 RAMREF 6,11 RAMREF_R 0.1UF C183 0.1UF C158 HD#[63:0] 3,37 HD#0 HD#1 HD#2 HD#3 HD#4 HD#5 HD#6 HD#7 HD#8 HD#9 HD#10 HD#11 HD#12 HD#13 HD#14 HD#15 HD#16 HD#17 HD#18 HD#19 HD#20 HD#21 HD#22 HD#23 HD#24 HD#25 HD#26 HD#27 HD#28 HD#29 HD#30 HD#31 HD#32 HD#33 HD#34 HD#35 HD#36 HD#37 HD#38 HD#39 HD#40 HD#41 HD#42 HD#43 HD#44 HD#45 HD#4[...]

3-20-2000_14:02 MCH 7 4.7K R248 PWROK 8,9,34,36 U14 14 7 13 12 HL10 7,8 GAD1 GAD2 GAD3 GAD4 GAD5 GAD6 GAD7 GAD8 GAD9 GAD10 GAD11 GAD12 GAD13 GAD14 GAD15 GAD16 GAD17 GAD18 GAD19 GAD20 GAD21 GAD22 GAD23 GAD24 GAD25 GAD26 GAD27 GAD28 GAD29 GAD30 GAD31 24 GAD[31:0] GAD0 HL2 HL1 8 HL[10:0] HL0 HL10 HL9 HL8 HL7 HL6 HL5 HL4 HL3 HL_STB 8 HL_STB# 8 GC/BE#2 [...]

3-20-2000_14:02 8 ICH2 ICH_HLCOMP GPIO18 VDDQ VCC3_3 VCC1_8SBY VCC2_5SBY VCC2_5 4,6,37 CPURST# 9,36 RSMRST# 9,35 SLP_S5# 6,8,10,11,12,24,25,26,27 PCIRST# 4,8,36 PWRGOOD 4,8,36 PWRGOOD GPIO12 GPIO8 12,38 A20GATE 4 A20M# 4 CPUSLP# 4,38 FERR# 4 IGNNE# 4,10 HINIT# 4 LINT0 4 LINT1 4 SMI# 4 STPCLK# 12,38 KBRST# GPIO20 GPIO19 GPIO7 ICHPCLK 5 7 HL[10:0] HL[...]

3-20-2000_10:15 9 ICH2 U13 U20 B15 D13 D12 F19 U21 F20 B16 D16 E22 V21 W16 AA13 V19 V20 G21 D17 G19 E21 C15 R20 AB13 W12 AB11 U19 K4 K3 K2 Y20 W19 W13 AB12 Y13 W22 M4 Y11 R21 W15 Y17 C22 D21 D22 E20 D19 C20 A20 H19 AB18 W21 AA17 AB17 T19 T20 V22 C17 B17 F22 D15 E19 L20 M22 A18 C18 A19 C19 B20 D20 C21 B19 D18 U22 H20 H21 J20 J21 K20 K22 L21 L22 M21 [...]

3-20-2000_10:15 FWH 10 8.2K R303 FGPI0 FGPI1 R307 10K R304 10K TBLK_LCK 9,12 LFRAME#/FWH4 9,12 LAD3/FWH3 LAD2/FWH2 9,12 LAD1/FWH1 9,12 LAD0/FWH0 9,12 6,8,11,12,24,25,26,27 PCIRST# 5 FWHPCLK WPROT 4,8 HINIT# R299 0K JP21 4.7K R308 8.2K R298 R296 8.2K VPP_R FGPI3 FGPI2 FGPI4 FWH_IC U16 18 17 16 15 7 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 [...]

3-20-2000_10:29 RIMM SOCKETS 11 C61 0.1UF R20 28-1% R26 28-1% 6,11 RAMREF 4,9,11,15,38 SMBDATA_CORE RCMD_A RSCK_A RDQA0_A RDQA1_A RDQA2_A RDQA3_A RDQA4_A RDQA5_A RDQA6_A RDQA7_A RDQA8_A RDQB0_A RDQB1_A RDQB2_A RDQB3_A RDQB4_A RDQB5_A RDQB6_A RDQB7_A RDQB8_A RROW0_A RROW1_A RROW2_A RCOL0_A RCOL1_A RCOL2_A RCOL3_A RCOL4_A RCFM_A RCFMN_A RCTM_A RCTMN_[...]

3-20-2000_10:15 12 SUPER I/O R313 4.7K KBCLK 31 9 LPC_PME# U17 27 18 45 44 15 11 10 93 65 53 96 85 14 83 9 67 77 30 95 84 98 87 92 90 16 17 78 75 74 73 72 71 70 69 68 29 3 58 59 26 24 25 23 22 21 20 56 57 63 62 61 66 13 12 49 48 52 51 50 47 46 43 42 41 39 38 37 36 35 34 33 32 76 60 31 7 28 54 55 81 100 89 97 86 4 5 2 1 8 94 91 99 88 19 6 79 40 82 8[...]

3-20-2000_10:15 13 AUDIO 13,14 VCC5_AUDIO AC_BITCLK 9,15 0.1UF C358 9,16 AC_SDATAOUT AC_SDATAIN0 16 AC_SYNC 16 R56 0K R106 0K R77 0K RX3D _C U2 3 2 28 27 17 16 10 5 8 33 11 13 12 44 43 40 37 22 21 41 39 36 35 24 23 31 32 7 4 9 1 34 46 45 47 48 20 18 19 6 42 26 38 25 15 14 30 29 14 CD_REF 14 LINE_IN_L 14 CD_L 14 CD_R 23 AC97_SPKR 14 AUD_VREFOUT 10K [...]

3-20-2000_10:15 14 AUDIO LNLVL_L_R 13 LNLVL_OUT_L R2 20K R4 20K U1 8 7 6 5 1 2 3 4 13 MIC_IN 4.7K R30 4.7K R51 4.7K R27 4.7K R52 13 CD_R 13 CD_L 13 CD_REF R18 4.7K R25 4.7K LINE_IN_R 13 LINE_IN_L 13 1K R9 2.2K R7 13 VCC5_AUDIO 13 LNLVL_OUT_R L5 21 L1 2 1 L4 12 MIC_IN_R MIC_IN_FB LINE_IN_R_C LINE_IN_L_C LINE_IN_L_FB R1 20K R3 20K LNLVL_R_C LNLVL_L_C[...]

3-20-2000_14:56 15 COMMUNICATION AND NETWORK RISER (CNR) J2 A10 A19 B9 B27 A18 B23 B16 A26 B2 B1 A2 A1 B17 B13 B10 B7 A17 A14 A9 A6 A3 B19 B15 B18 A16 A15 A13 A22 B21 A21 B22 A25 B25 B12 A11 B11 A8 B8 A7 A28 A29 B29 B28 B30 B26 A4 A5 B5 B6 A12 A27 B14 B3 B20 A23 A24 B24 A20 A30 B4 10K R85 R78 10K 16 AC_SDATAIN0_CNR 10K R57 EE_CS_ICH2_OB 21 R60 10K [...]

16 3-20-2000_10:29 8 LAN_RXD0_ICH2 LAN_TXD2_ICH2 8 RP53 22 5% 1 2 3 45 6 7 8 15 LAN_RXD2_CNR 15 LAN_RXD1_CNR 15 LAN_RXD0_CNR 15 LAN_TXD2_CNR 15 LAN_TXD1_CNR 15 AC_SYNC_CNR 9 AC_SDATAIN0_ICH2 18 LAN_TXD1 18 LAN_TXD2 17,18 LAN_RXD0 18 LAN_RXD1 18 LAN_RXD2 17,18 LAN_RESET 17,18 LAN_CLK 9 AC_SDATAOUT_ICH2 9 AC_SYNC_ICH2 5% 0K RP7 8 7 6 5 4 3 2 1 15 AC_[...]

3-20-2000_10:29 17 LAN (82562EH) 18,19,20 LAN_SPEEDLED R287 10K 18,21 LAN_CLK_X1 18,21 LAN_CLK_X2 1K R286 R341 1K 1K R364 R365 10K 10K R346 5% R367 10K 16,18 LAN_RESET 16,18 LAN_TXD0 16,18 LAN_CLK 16,18 LAN_RXD0 18 PHAD_ISOL_PINS 21 GILAD_RDP 21 GILAD_RDM ??? 18,19,20 LAN_LILED 20% C286 0.1UF 0.1UF C12 20% R93 100 1% U8 30 32 15 12 5 50 58 56 54 40[...]

18 3-20-2000_10:29 R254 120 1% 19,20,21 LAN_RDM 19,20,21 LAN_RDP 16,17 LAN_RESET 16 LAN_RXD2 16,17 LAN_CLK 16,17 LAN_RXD0 16 LAN_RXD1 19,20 LAN_ACTLED 17,19,20 LAN_LILED 19,20 LAN_TDM 19,20 LAN_TDP 16,17 LAN_TXD0 16 LAN_TXD1 16 LAN_TXD2 17,21 LAN_CLK_X1 17,21 LAN_CLK_X2 17 PHAD_ISOL_PINS 1% 549 R259 220 R319 R258 100 1% 17,19,20 LAN_SPEEDLED U25 40[...]

3-20-2000_14:53 19 LAN (RJ11) U28 10 11 16 15 14 7 6 5 1 2 3 9 8 4 13 12 2KV 20% C333 1500PF 5% 10M R375 0K R374 4.7UH L25 18,20 LAN_TDP 18,20 LAN_TDM 18,20,21 LAN_RDP 18,20,21 LAN_RDM R335 330 R372 R373 330 18,20 LAN_ACTLED 17,18,20 LAN_SPEEDLED 17,18,20 LAN_LILED J8 12 10 8 6 4 2 3 1 11 7 5 9 A03449-001 CMT NC13 NC4 NC8 NC9 RDC/GND RDM//CHIP- RDP[...]

3-20-2000_16:55 20 LAN (RJ45) CR11 12 U27 10 11 16 15 14 7 6 5 1 2 3 9 8 4 13 12 J16 14 13 12 10 8 6 4 2 11 9 7 5 3 1 15 16 C318 0.1UF 0.1UF C329 R113 330 R334 330 18,19 LAN_ACTLED 17,18,19 LAN_SPEEDLED 18,19 LAN_TDP 18,19,21 LAN_RDP 18,19,21 LAN_RDM 18,19 LAN_TDM 5% 10M R125 75 RP54 8 7 6 5 4 3 2 1 17,18,19 LAN_LILED H1138_ARAGONITE CMT NC13 NC4 N[...]

3-20-2000_11:31 21 LAN R378 51.1 1% 25MHZ Y5 12 20MHZ Y2 2 1 9,15 EE_DOUT_ICH2 9,15 EE_SHCLK_ICH2 15 EE_CS_ICH2_OB 1% 51.1 R376 10% 0.022UF C365 R377 R380 U22 8 3 4 2 1 5 6 7 17,18 LAN_CLK_X1 17,18 LAN_CLK_X2 1% 10K R382 1% 121 R381 5% C302 82PF 5% 82PF C291 18,19,20 LAN_RDP 18,19,20 LAN_RDM 17 GILAD_RDM 17 GILAD_RDP 1% 806 R379 R95 806 1% 9,15 EE_[...]

22 LAN 25V 20% 0.1UF C387 C388 0.1UF 20% 25V 25V 20% 0.1UF C389 C390 0.1UF 20% 25V 25V 20% 0.1UF C384 C385 0.1UF 20% 25V 25V 20% 0.1UF C380 C381 0.1UF 20% 25V 25V 20% 0.1UF C382 C383 0.1UF 20% 25V C378 0.1UF 20% 25V 25V 20% 0.1UF C377 C375 4.7UF 20% 16V 16V 20% 4.7UF C370 16V 20% 4.7UF C366 C376 0.1UF 20% 25V 25V 20% 0.1UF C379 C369 4.7UF 20% 16V 2[...]

3-20-2000_11:31 SYSTEM 23 2.2K R103 JP1 GPIO23_FPLED U14 14 7 5 6 U14 4 3 7 14 R253 330 IRRX 12 1M R252 SP1 1 2 IDEACTS# 27 27 IDEACTP# R345 10K R344 10K JP24 1 2 3 JP23 3 2 1 R326 4.7K JP22 3 2 1 4.7K R316 12 PWM1 R329 4.7K IDE_ACTIVE 9 PWRBTN# 12 TACH2 R257 0K 82 R357 12 IRTX J25 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 [...]

3-20-2000_10:15 AGP CONNECTOR 24 24,34 TYPEDET# R208 200-1% 7 GAD[31:0] GAD0 GAD2 GAD4 GAD6 GAD9 GAD11 GAD13 GAD15 GAD16 GAD18 GAD20 GAD22 GAD24 GAD26 GAD28 GAD30 GAD1 GAD3 GAD5 GAD7 GAD8 GAD10 GAD12 GAD14 GAD17 GAD19 GAD21 GAD23 GAD25 GAD27 GAD29 GAD31 28 AGP_OC# 5 AGPCLK_CONN 7,38 GREQ# ST0 ST1 ST2 7 ST[2:0] 7,38 RBF# SBA0 SBA2 SBA4 SBA6 SBA5 SBA[...]

PCI CONNECTORS 1 AND 2 3-20-2000_10:15 25 25,26 PTCK 8,24,25,26,38 PIRQ#B 8,25,26,38 PIRQ#D 5 PCLK1 8,38 PREQ#0 C_BE#1 C_BE#0 C_BE#2 C_BE#3 C_BE#0 C_BE#3 C_BE#2 C_BE#1 8,26 C_BE#[3:0] 8,25,26,38 IRDY# 8,25,26,38 DEVSEL# 8,25,26,38 PLOCK# 8,25,26,38 SERR# 8,25,26 PAR 8,25,26,38 TRDY# 8,25,26,38 FRAME# 8,25,26,38 PIRQ#C 8,24,25,26,38 PIRQ#A 25,26 PTD[...]

PCI CONNECTORS 3 AND 4 3-20-2000_10:15 26 VAUX_JP R110 R107 SDONEP3 26 SDONEP4 26 SBOP3 26 SBOP4 26 PRSNT#31 26 PRSNT#32 26 PRSNT#41 26 PRSNT#42 26 PU3_ACK64# 26 PU3_REQ64# 26 PU4_ACK64# 26 PU4_REQ64# 26 AD23 8,25,26 AD22 8,25,26 R_AD23 26 R_AD22 26 5 PCLK4 26 R_AD22 PCIRST# 6,8,10,11,12,24,25,26,27 FRAME# 8,25,26,38 PTCK 25,26 PCLK3 5 IRDY# 8,25,2[...]

3-20-2000_10:15 IDE CONNECTORS 27 27 PCIRST_BUF# 6,8,10,11,12,24,25,26 PCIRST# 9 SDCS#1 8,38 IRQ15 9 PIORDY 8,38 IRQ14 9 PDCS#1 9 PDIOW# 9 SDIOW# 9 SDIOR# 33 R333 4.7K R336 470 R337 4.7K R321 33 R318 9 SDCS#3 9 PDCS#3 9 SDA[2:0] SDA2 SDA0 SDA1 27 PCIRST_BUF# J22 9 8 7 6 5 40 4 39 38 37 36 35 34 33 32 31 30 3 29 28 27 26 25 24 23 22 21 20 2 19 18 17[...]

3-20-2000_10:15 USB CONNECTORS 28 R502 0K USBV0 USBG0 USBV1 USBD1N USBD1P USBG1 10K R97 9 OC#0 R83 330K R48 0K R50 0K USBP1N_R USBP1P_R 4.7K R91 24 USBAGP+ R41 0K R42 0K 9 USBP0N 9 USBP0P 9 USBP1P 15 R244 15K R45 15K R43 AGP_OC# 24 R92 330K 24 USBAGP- 15 R243 R46 0K 0K R44 L11 1 2 L10 21 L7 2 1 L6 12 U7 4 3 6 7 8 2 1 5 USBPWR2_F R49 15K 15 USB-_CNR[...]

3-20-2000_10:15 PARALLEL PORT 29 PDR7_R PDR6_R PDR5_R PDR4_R PDR3_R SLIN#_R PDR2_R PAR_INIT#_R VCC5_DB25_CR SLCT 12 PE 12 BUSY 12 ACK# 12 SLIN# 12 J6 P15 P16 P13 P23 P10 P25 P12 P24 P11 P22 P9 P21 P8 P20 P7 P19 P6 P18 P5 P17 P4 P3 P2 P14 P1 12 STB# 2.2K R40 33 RP18 1 2 3 45 6 7 8 33 RP19 8 7 6 5 4 3 2 1 12 PAR_INIT# 12 ERR# PDR0_R STB#_R 180PF C81 [...]

3-20-2000_10:15 SERIAL PORTS 30 CTS1_C DTR1_C DCD1_C RTS0_C DTR0_C RXD0_C DSR0_C TXD1_C RXD1_C RTS1_C U6 19 18 17 15 14 13 12 11 1 2 3 4 5 6 7 8 9 10 16 20 TXD1 12 12 DCD#1 12 RTS#1 12 RXD1 12 CTS#1 12 RI#1 12 DSR#1 12 DTR#1 DCD0_C CTS0_C TXD0_C 12 DTR#0 12 DSR#0 12 RI#0 12 CTS#0 12 RXD0 12 RTS#0 12 DCD#0 TXD0 12 U4 20 16 10 9 8 7 6 5 4 3 2 1 11 12[...]

3-20-2000_10:15 31 KEYBOARD/MOUSE/FLOPPY RDATA# 12 TRK#0 12 DSKCHG# 12 HDSEL# 12 WGATE# 12 WDATA# 12 STEP# 12 DIR# 12 DS#0 12 MTR#0 12 12 INDEX# DRVDEN#1 12 DRVDEN#0 12 L13 12 L14 2 1 L12 2 1 L16 12 12 KBCLK 12 KBDAT RP17 1K 1 2 3 45 6 7 8 J23 1 10 11 12 13 14 15 16 17 18 19 2 20 21 22 23 24 25 26 27 28 29 3 30 4 5 6 7 8 9 31 32 33 34 12 MDAT 12 MC[...]

GAME PORT 32 4.7K R35 4.7K R39 47 R38 1K R33 1K R32 R36 1K R37 1K 12 MIDI_IN 12 J1BUTTON2 12 J2BUTTON2 5% R24 2.2K 5% 2.2K R23 47 R34 5% 2.2K R22 5% 2.2K R21 12 JOY2Y 12 JOY1Y 12 MIDI_OUT 12 JOY2X 12 JOY1X 12 J1BUTTON1 12 J2BUTTON1 JOY1X_R JOY2X_R MIDI_OUT_R JOY2Y_R JOY1Y_R MIDI_IN_R J5 2 10 3 11 4 12 5 13 6 14 7 15 8 1 9 31 32 0.01UF C69 25V 10% 1[...]

3-20-2000_10:15 33 VRM 8.4 IFB_Q Q21 5 6 7 8 3 2 1 4 VID3 VID0 VID2 VID1 VID[3:0] 3 C472 2200UF 1 2 C471 1200UF 1 2 C469 1200UF 1 2 C468 1200UF 1 2 R71 5.1-5% OUTEN VRM_PWRGD 4,8,9,36 2200UF C100 21 C93 2200UF 1 2 2200UF C103 21 1200UF C87 21 C111 1200UF 1 2 1200UF C107 21 R55 8.2K R53 5.6K VRM_COMP VRM_SS VRM_IFB VRM_FAULT VRM_VFB VRM_COMP_R R80 1[...]

3-20-2000_10:15 34 VOLTAGE REGULATORS 100-1% R538 100-1% R539 100-1% R133 100-1% R134 301-1% R311 131-1% R309 5.1-5% R135 R146 1.21K-1% 1% R141 301 7,8,9,36 PWROK R331 1K 8,9,36 SLP_S3# VR8 3 2 1 U18 7 14 6 5 4 VD_G2 VD_G1 VD_G3 VCC2_5_ADJ VDDQ_FB VDDQ_COMP_R 7.5K-1% R137 VDDQ_G VDDQ_G2 U14 12 7 14 C324 47UF 1UF-X7R C104 1 2 1UF-X7R C268 2 1 100UF [...]

3-20-2000_10:15 35 VOLTAGE REGULATORS Q19 5 6 7 8 3 2 1 4 301-1% R509 CMDSH-3 CR9 C A R295 10K SBY_IT H_R 100UF C314 2 1 C312 0.1UF V_BOOST C306 4.7UF 1 2 C299 1000PF C292 100PF 100PF C293 C307 0.1UF 2 1 330PF C296 VR7 8 7 6 10 11 15 12 14 16 13 5 3 2 1 4 9 CDRH127-6R1 10UH L23 C294 0.1UF 100UF C425 1 2 1UF-X7R C424 2 1 VR9 3 2 1 VCC1_8SBY_ADJ 131-[...]

3-20-2000_10:15 POWER CONNECTOR 36 10K R536 VCOREDET U3 14 7 11 12 13 RSTBTN_SW U20 7 14 3 4 7,8,9,34 PWROK 0K R339 4.7K R349 R342 0K 1M R288 R251 22K R347 4.7K R343 22 U18 7 14 8 10 9 PWRGOOD 4,8 330 R96 1M R348 J24 11 12 13 14 15 16 17 18 19 20 1 2 3 4 5 6 7 8 9 10 ATX_PWOK POK_U1 POK_U2 POK_U3 RSMRST# 8,9 RSMRST RSMRST_U ATX_PWOK_R PWROK_INV U3 [...]

3-20-2000_10:15 37 3,6 HREQ#0 62 RP29 8 7 6 5 4 3 2 1 62 RP30 8 7 6 5 4 3 2 1 62 RP33 8 7 6 5 4 3 2 1 62 RP34 8 7 6 5 4 3 2 1 62 RP21 8 7 6 5 4 3 2 1 62 RP22 8 7 6 5 4 3 2 1 62 RP23 8 7 6 5 4 3 2 1 62 RP24 8 7 6 5 4 3 2 1 62 RP25 8 7 6 5 4 3 2 1 62 RP26 8 7 6 5 4 3 2 1 62 RP27 8 7 6 5 4 3 2 1 62 RP28 8 7 6 5 4 3 2 1 62 RP31 8 7 6 5 4 3 2 1 62 RP41 [...]

3-20-2000_10:15 PCI/AGP PULLUPS/PULLDOWNS 38 ST0 7,24 ST1 7,24 7,24 ST2 R507 8.2K SBSTB# 7,24 7,24 SBSTB 7,24 GGNT# WBF# 7,24 7,24 PIPE# PIRQ#B 8,24,25,26 PIRQ#A 8,24,25,26 8.2K R89 R81 8.2K SMLINK_CLK 9 4.7K R13 R12 4.7K 8,27 IRQ15 8,27 IRQ14 8.2K R323 R338 8.2K SMB_ALERT 9 4.7K R236 R237 4.7K 4.7K R235 R314 8.2K PREQ#3 8 PREQ#1 8,25 8,25 PREQ#0 8[...]

3-20-2000_10:15 39 RAMBUS TERMINATION 11 TERM_ROW[2:0] TERM_ROW1 TERM_ROW0 TERM_ROW2 11 TERM_DQB[8:0] TERM_DQB0 TERM_DQB2 TERM_DQB3 TERM_DQB4 TERM_DQB5 TERM_DQB6 TERM_DQB7 TERM_DQB8 TERM_DQB1 11 TERM_COL[4:0] TERM_COL3 TERM_COL2 TERM_COL0 TERM_COL1 TERM_COL4 11 TERM_DQA[8:0] TERM_DQA8 TERM_DQA3 TERM_DQA2 TERM_DQA1 TERM_DQA6 TERM_DQA5 TERM_DQA4 TERM[...]

3-20-2000_10:14 DECOUPLING 40 C137 4.7UF 4.7UF C136 C131 4.7UF 4.7UF C139 4.7UF C134 4.7UF C135 C141 4.7UF 4.7UF C132 C138 4.7UF C133 4.7UF C360 0.1UF 0.1UF C359 0.1UF C362 C361 0.1UF U3 10 9 8 7 14 U20 7 14 11 10 U18 7 14 11 13 12 0.1UF C461 0.1UF C460 0.1UF C459 0.1UF C453 0.1UF C452 0.1UF C451 C449 0.1UF 0.1UF C221 0.1UF C60 C29 0.1UF 0.1UF C30 [...]

3-20-2000_10:14 BULK DECOUPLING 41 0.1UF C256 C257 0.1UF 0.1UF C258 C255 0.1UF 100UF C246 C249 100UF 100UF C250 C251 100UF 100UF C243 C237 100UF 100UF C236 C 235 0.1UF 22UF C265 2 1 C264 22UF 12 C233 0.1UF C222 0.1UF 0.1UF C226 C227 0.1UF 0.1UF C228 C184 0.1UF 0.1UF C210 0.1UF C218 0.1UF C219 C89 0.1UF C36 0.1UF 0.1UF C216 0.1UF C125 C143 0.1UF 0.1[...]

3-20-2000_10:14 REVISION HISTORY 42 DRAWN BY: LAST REVISED: SHEET: FOLSOM, CALIFORNIA 95630 1900 PRAIRIE CITY ROAD 87 6 54 32 1 A B C D 1 2 3 4 5 6 7 8 D C B A PCG PLATFORM DESIGN REV: 0.5 PROJECT: OF 40 TITLE: INTEL(R) 820E CHIPSET 2 DIMM FCPGA REFERENCE BOARD R PCG AE Camino2 Revision History[...]

43 TEST_CLK66 5 HL7 7,8 HL6 7,8 HL5 7,8 HL4 7,8 HL8 7,8 HL10 7,8 HL_STB# 7,8 HL_STB 7,8 HL9 7,8 HL3 7,8 HL2 7,8 HL1 7,8 HL0 7,8 6,8 HUBREF J26 11 50 48 4 2 18 16 14 12 10 8 6 46 44 42 40 38 36 34 32 30 28 26 24 22 20 17 15 13 9 7 5 49 47 45 43 41 39 3 37 35 33 31 29 27 25 23 21 19 1 DRAWN BY: LAST REVISED: SHEET: FOLSOM, CALIFORNIA 95630 1900 PRAIR[...]