Intel E3-1260L manual

Docum ent N umber: 324971-002 Intel ® Xeon ® Processor E3-1200 Family Datasheet, Volum e 2 This is Volu me 2 of 2 June 201 1[...]

2 Datasheet , Volume 2 Legal L ines and Discl aimers INFORMAT ION IN THIS DOCUMENT IS PROVIDED IN CONNEC T ION WITH INTEL ® PROD UCTS. N O LICENSE, E XPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWI S E, TO ANY INT ELLECTUAL PROPE R TY RIGHTS IS G RANTED BY THIS D OCUMENT . EXCEPT AS PROVIDED I N INTEL 'S TERMS AN D CONDITIONS OF S ALE FOR SU CH PRO[...]

Datasheet , Volume 2 3 Contents 1 Intr oducti on .... ........ ........ ........ ...... ...... ........ ........ ...... ........ ........ ...... ........ .............. .. 11 2 Pro cessor Confi gur ation R egiste rs .... ........ ........ ...... ...... ........ ........ ........ ...... ........ ..... 13 2.1 Reg ister Termi nol ogy ........ ........[...]

4 Datasheet , Volume 2 2.5. 9 SID—S ubs yste m Iden tificat ion R egis ter .. ........ ........ ...... ........ .......... ........ 5 4 2.5. 10 PXPEPB AR—P CI E xpre ss Egres s Po rt Ba se Addres s Regi ster . .... .......... ........ 5 5 2.5. 11 MCHBA R—Ho st Memo ry Map ped R egis ter Ra nge B ase Regi ster . .... .......... ... 56 2.5. 12 [...]

Datasheet , Volume 2 5 2.6. 25 PM_ CAPID 1—Pow er Ma nage ment Capab ilitie s Regis ter . .... ...... ........ ........ 106 2.6. 26 PM_ CS1—P ower M ana gemen t Co ntrol/S tatus Reg ister ......... ...... ........ ..... 1 07 2.6. 27 SS_C APID —Subsy stem ID and Ve ndor ID Ca pabil ities R egister ....... ...... ... 1 08 2.6. 28 SS—S ubs yst[...]

6 Datasheet , Volume 2 2.10.4 P CIS TS6— PCI St atus Regis ter ... ........ ........ ........ ...... ........ ........ ...... ...... 1 49 2.10. 5 RID 6—Revi sion I dentific ation Regist er . ....... ........ ........ ........ ...... ........ .... 151 2.10.6 C C6—C las s Cod e Regis ter ...... ........ ...... ........ ........ ........ .......[...]

Datasheet , Volume 2 7 2.12. 9 DMIV C1R CTL—DM I VC1 Reso urce Co ntrol Re giste r . . .... ........ ........ ...... .... 194 2.12. 10 D MIVC 1RST S—DM I VC 1 Res ource S tatu s Regi ste r . ........ ....... ........ ........ . 195 2.12. 11 D MIV CPRCAP —DMI V Cp Resou rce Ca pability Regi ster ..... ........ ..... ...... ..... 1 95 2.12. 12 [...]

8 Datasheet , Volume 2 2.18.5 G STS _REG —Gl obal Sta tus Regis ter ..... ........ ........ ......... ...... ........ ........ .. 235 2.18.6 R TADD R_RE G—Ro ot- Entry Table A dd ress Re gist er ... ...... .......... ........ ...... 23 6 2.18.7 C CMD_ REG —Co ntext C omma nd R egis ter .. ........ ...... ........ .......... ....... ..... 23 7[...]

Datasheet , Volume 2 9 2.21. 16 PL MLIM IT_R EG—P rote cted L ow-M emory Limit R egi ster ... .......... ....... ....... 2 90 2.21. 17 PHM BAS E_REG —Pro tec ted Hi gh-Me mory B ase Reg ister .... ........ ........ ...... 29 1 2.21. 18 PHM LI MIT_RE G—P rotect ed Hig h-Mem or y Lim it Reg ister ...... ........ ......... .. 292 2.21. 19 I QH_R[...]

10 Datasheet , Volume 2 Revision History § § Revision Number Descrip tion Revision Date 001 Initial re lease April 2011 002 • Upda ted DSTS-Device S ta tus R e gister (B/D/F/T y pe: 0/ 1/0/PCI) • Added fou r registers t o Section 2.1 3, MCHBAR Registers in Mem ory Controller – Channel 0. • Added fou r registers t o Section 2.1 4, MCHBAR R[...]

Datasheet , Volume 2 11 Introdu ction 1 Int rodu cti on This is V o lume 2 of the Da tashee t for the fo llowing produ cts: • Intel ® Xeon ® pr ocesso r E3- 1200 fa mily The p roces sor c ontai ns one or mor e PCI devic es wit hin a single p hysica l com ponen t. The co nfigurati on re gister s fo r these de vices ar e map ped as d evices re si[...]

Intr oductio n 12 Datasheet , Volume 2[...]

Datasheet , Volume 2 13 Processo r Configuration Reg isters 2 Pr oces sor Conf igur atio n Reg ist ers This chap ter con tains the fo llowin g: • Register termin ology • PCI De vic es and F unct ions o n pro cessor • System addre ss ma p • Proce ssor r egister i ntro duction • Detaile d re gister bi t des cript ions 2.1 Regist er T ermino[...]

Proce ssor Config uration Registers 14 Datasheet , Volume 2 2.2 PCI D evices a nd Fun ctions on Proce ssor Note: 1. N ot all devices are enabled in a ll configurations. 2. S ee Section 2.8. 2, “DID2—D evice Identificatio n R egister” f or additional infor mation on graphics DID values. Tab le 2-2. Register Att ribute Modi fiers Attribute Modi[...]

Datasheet , Volume 2 15 Processo r Configuration Reg isters 2.3 Syste m Addre ss M ap The pro cess or suppo rts 51 2 GB (3 9 bit) o f addr essabl e me mory sp ace and 6 4 KB +3 of addres sabl e I/O space . This sectio n focu ses on how t he me mory s pace i s part ition ed and what the s eparate memo ry reg ions are u sed fo r . I/O addr ess spac e[...]

Proce ssor Config uration Registers 16 Datasheet , Volume 2 The A ddr ess M ap incl udes a numb er of p rog rammabl e ranges : • Devic e 0 — PX PEPBA R – P xP egre ss po rt regi sters . (4 KB windo w) — MC HBAR – Me mory m ap ped rang e for i nternal MCH reg isters. (32 K B windo w) — DM IBAR – This wind ow is used to acc ess regist e[...]

Datasheet , Volume 2 17 Processo r Configuration Reg isters Figu re 2-1 repr esent s sys tem m emory a ddre ss m ap in a s impli fied fo rm. Figu re 2- 1. System Addr ess R ange E xam ple Main Memor y Add Rang e OS VISIBLE < 4 GB PCI Memor y Add. Ra nge (subtrac t iv el y decoded to DMI) HOST/ SYSTEM VIEW PHYSIC AL M E MOR Y (DRAM CONT ROLLER VI[...]

Proce ssor Config uration Registers 18 Datasheet , Volume 2 2.3.1 Legacy Address Range This area is divid ed into th e follow ing a ddress regio ns: • 0–640 KB – DOS Area • 640–7 68 K B – L egacy Video Buffer Area • 768–8 96 K B in 1 6 KB sectio ns (to tal of 8 secti ons ) – Exp ansio n Are a • 896–9 60 K B in 1 6 KB sectio ns[...]

Datasheet , Volume 2 19 Processo r Configuration Reg isters 2. 3.1.2 Lega cy V ide o Are a (A _00 00 h–B _FF FFh) The l egacy 128 K B V GA mem ory r ang e, frame buffer , (00 0A_00 00h–0 00B_F FFF h) can be mapped to I GD (De vice 2), to PCI Express (Device 1 or D evice 6), and/o r to th e DM I Inte rface. The a ppropri ate m appin g depe nds o[...]

Proce ssor Config uration Registers 20 Datasheet , Volume 2 2. 3.1.3 PAM ( C_ 0000 h–F _FF FFh ) The 1 3 section s from 768 KB to 1 M B compris e what is al so kno wn as the PAM Memo ry Area. Ea ch sectio n h as Read e nable a nd Write e nable attrib utes . The PA M regis ters are ma ppe d in Device 0 co nfigurati on spa ce. • ISA Exp ansi on A[...]

Datasheet , Volume 2 21 Processo r Configuration Reg isters 2. 3.2.1 ISA Hol e (1 5 MB –1 6 MB ) The ISA Hole is enabled in th e L egacy A c cess Control Registe r in Device 0 co nfigur ation spac e. If n o hole is crea ted , the p roces sor w ill rout e the re ques t to D RAM. If a h ole is creat ed, the pro cessor wil l route th e requ est to D[...]

Proce ssor Config uration Registers 22 Datasheet , Volume 2 for m anag ing DM A acc esses to ad dress es abo ve 4 GB . DMA-rem ap ping ha rdware imple me ntation s on p latforms sup port ing In tel TXT are req uired to s uppor t prot ected h igh-m em ory reg ion6, if t he platf orm su ppo rts m ain memo ry above 4 GB . Onc e the p rote cted low/ hi[...]

Datasheet , Volume 2 23 Processo r Configuration Reg isters 2. 3.2.6 GFX Stole n Spac es 2.3 .2.6.1 GTT S to l en Sp ace (GS M) GS M is allocated to st ore t he GF X transl ation ta ble en tries. GS M always e xist s regard less o f VT - d as lon g a s inter nal G FX is e nabl ed. Th is space is allo cated to st ore ac cesses as pa ge t able e ntri[...]

Proce ssor Config uration Registers 24 Datasheet , Volume 2 There are sub -ranges w ithin the PCI M em ory ad dress ran ge de fined as AP IC Con figuratio n Space , MS I Interr upt S pace , and H igh BIOS Addres s Range . The ex ceptions listed a bove fo r int ernal g raphics a nd t he PCI E xpress port s MUST NOT overl ap with th ese ran ges. Figu[...]

Datasheet , Volume 2 25 Processo r Configuration Reg isters 2. 3.3.1 APIC Con figu ratio n Sp ac e (FE C0_ 000 0 h–FEC F _FFFFh ) This range is reserve d for APIC c onfi guration sp ace. The I /O A PIC(s ) usual ly res ide in the PCH po rtion o f the c hip-s et, but m ay also ex ist a s sta nd-alo ne com pon ents li ke PXH. The I OAP IC spac es a[...]

Proce ssor Config uration Registers 26 Datasheet , Volume 2 2.3.4 Main Memory A dd ress Spa ce (4 GB to TOUUD) The p roces sor s uppor ts 39- bit add ressin g. The m axi mum m ain m emor y size support ed is 32 G B tota l DRA M mem ory . A hole bet ween TOLUD an d 4 GB occu rs wh en ma in m emory size approa ches 4 GB o r lar ger . As a res ult, T [...]

Datasheet , Volume 2 27 Processo r Configuration Reg isters 2. 3.4.1 Mem ory Re- clai m B ackg rou nd The fo llowin g are exa mples of Me mory M app ed I O devic es tha t a r e t ypical ly locat ed belo w 4 GB : • High B IOS • TSEG • GFX st olen • GT T sto len • XAPIC • Local APIC • MSI Interru pts • Mbas e/Mlimi t • Pmba se/PM li[...]

Proce ssor Config uration Registers 28 Datasheet , Volume 2 2. 3.4.3 Mem ory Rem app ing An inco ming a dd ress (referr ed to as a logi cal addres s) i s chec ked to see if it falls in the memo ry re -ma p windo w . The b otto m of th e r e-map window is d efined by the val ue in the R EMA PBASE register . The t op of t he re -ma p win dow is d efi[...]

Datasheet , Volume 2 29 Processo r Configuration Reg isters Case 1 – Less than 4 GB of Ph ysical Mem ory (no re map ) • P o pula ted Phys ical Memo ry = 2 GB • Addres s Spa ce a llocat ed to m emor y map ped I O = 1 GB • Remapp ed Physic al M emory = 0 GB • TOM – 00 _7FF0_ 000 0h (2 G B) • ME b ase – 0 0_7F F0_00 00h (1 MB) • ME M[...]

Proce ssor Config uration Registers 30 Datasheet , Volume 2 Case 2 – Great er tha n 4 G B of Phy sica l Memo ry In t his cas e th e amou nt of me mory re mapped is the range be twe en TOLU D and 4 G B. This ph ysical mem ory will be mapped t o the logica l a ddre ss r a nge de fined bet wee n the REMA PBA SE and the R EMAPL IMIT regist ers. Exam [...]

Datasheet , Volume 2 31 Processo r Configuration Reg isters The Re map w indow is in clusive o f the B ase a nd Lim it a ddress es. In the dec oder A[19: 0] of the Remap Ba se Ad dress a re ass ume d to be 0 s. Simi larly , A[1 9:0] of th e Remap Limit Addr ess are assu med to be Fhs. Thus , the b ottom of the defin ed mem ory range w ill be align [...]

Proce ssor Config uration Registers 32 Datasheet , Volume 2 Impl emen tatio n No tes • Remap appli es to tr ansactio ns from all int erfac es. All upstr eam PEG/D MI transac tions that are s nooped get re mappe d. • Upst ream P EG/ DMI trans actio ns that are n ot sn ooped ( “Sno op n ot requ ired” attrib ute s et) g et rem apped . • Upst[...]

Datasheet , Volume 2 33 Processo r Configuration Reg isters 2.3.6 PCI Express* Graphics Attach (PEG) The p roces sor c an be programm ed to direc t me mory a ccess es to a PCI Expre ss inter face . Whe n add resse s are w ithin either of two r anges s pecifi ed us ing reg iste rs in each PEG(s ) config uration space . • The first r ange is contr [...]

Proce ssor Config uration Registers 34 Datasheet , Volume 2 2.3.7 Graphics Memory Address R anges The M CH c an be program med t o di rect memory acces ses to IGD whe n add resses are wit hin an y of five ra nges specified usin g regis ters in the proce ssor De vice 2 config uration spac e. 1. The Graph ics Mem ory A pertur e Base Regis ter (GM ADR[...]

Datasheet , Volume 2 35 Processo r Configuration Reg isters 2.3.8 System Management Mod e (SMM) Unli ke FSB platfo rms, th e Core han dles a ll S MM mo de t r ans actio n routing . Also, the plat form no lo nger support s HS EG. The p roces sor will n e ver allow I/O d evices acc ess to CSEG/ TSEG/H SEG ranges. DMI I nterfa ce and PCI Expre ss ma s[...]

Proce ssor Config uration Registers 36 Datasheet , Volume 2 2.3.11 I/O Address Space The s yste m agen t ge nerates either DMI Interfa ce o r PCI Expr ess * bus cycles for al l proc esso r I/O a ccesse s that it do es not clai m. Confi guration Add ress Regis ter (CO NFIG_ ADDRE SS) an d the C onfig uration D ata R egist er (CO NFIG_ DA T A ) ar e [...]

Datasheet , Volume 2 37 Processo r Configuration Reg isters The p roces sor a lso f orwards ac ces ses to the Le gacy VGA I /O rang es ac cording to th e set tings in the P EG con figuratio n reg iste rs BCT RL (VGA E nable ) and PCICM D (IOA E), unl ess a se cond a dapt er (m onochr ome ) is pr ese nt on the D MI Int erface/P CI (o r ISA ). The p [...]

Proce ssor Config uration Registers 38 Datasheet , Volume 2 DM I Inte rface Access es t o th e Proc essor that C ro ss Devi ce Bo unda ries The p roces sor d oes no t supp ort tran sactio ns th at cros s devi ce bo undarie s. Th is s hould neve r occ ur bec ause PCI Exp res s transact ions a re no t allow ed to cross a 4 K B bou ndary . For read s,[...]

Datasheet , Volume 2 39 Processo r Configuration Reg isters • VCm a ccess es — See the DMI2 specific ation for TC mappin g to VCm . VC m acc ess on ly ma p to ME stolen DRA M. Th ese tran sactio ns carry t he direct physical DRA M add ress (no redir ection o r rem appin g of any kin d will occur). This is how the P CH Man ageab ility eng ine a [...]

Proce ssor Config uration Registers 40 Datasheet , Volume 2 2. 3.13 .2 PC I Ex pres s* In te rface D ecode R ules All “S NOOP seman tic” P CI E xpre ss trans actions are kept coher ent w ith pro cess or cac hes. All “S noop n ot requ ired s em antic” cycles m ust refer ence the dire ct DR AM addres s range. PCI-Expr ess non-sn oop i nitiat [...]

Datasheet , Volume 2 41 Processo r Configuration Reg isters 2. 3.13.3 Leg acy VGA and I/ O Ra ng e De code R ules The l egacy 128 K B V GA mem ory range 00 0A_00 00h-0 00B_F FFF h can be mapp ed to IGD (Devic e 2), PC I Exp res s (De vice 1 fu nctio ns or Dev ice 6), and/o r to t he DMI Inte rface d epe nding o n the program ming of the VGA s teeri[...]

Proce ssor Config uration Registers 42 Datasheet , Volume 2 Acc esses t o the VG A memor y range are di rec ted to IGD de pend on th e confi guration . The c onf iguration i s spe cified by: • Intern al Graph ics C ontrol ler in Devic e 2 is enabl ed (DE VEN. D2EN b it 4) • Intern al Graphic s V GA in Devi ce 0, fu n ction 0 is enable d through[...]

Datasheet , Volume 2 43 Processo r Configuration Reg isters For regio ns mappe d outs ide of th e IGD (o r if IGD is di sable d), the le gacy V GA me mory range A0000 h–BF FFFh is mapped eit her to t he DM I In terfac e o r PCI E xpres s d ep ending on the pro gramm ing of t he VG A Ena ble bit in th e BCT RL con figu r ation regis ter in the PEG[...]

Proce ssor Config uration Registers 44 Datasheet , Volume 2 Enabl e bi t is n ot set . If the VGA e nable bit is set, th en ac cesses to I/O a ddress range x3B Ch–x3BF h are forward ed to D MI Interfa ce. If t he VG A en able b it is n ot set, then acc esses t o I/O addre ss ran ge x3BC h–x3BFh are t reate d just li ke any o ther I /O acc esses[...]

Datasheet , Volume 2 45 Processo r Configuration Reg isters 2.4 Proce ssor Re giste r Introdu ction The p roces sor c ontai ns two s ets of soft ware a ccessib le r egisters , ac cessed usin g the Host p roces sor I /O ad dre ss space – Co ntrol regi sters a nd in ternal c onfigu ration reg isters. • Contr ol reg isters a re I/O ma pped into th[...]

Proce ssor Config uration Registers 46 Datasheet , Volume 2 2.4.1 I/O Mapped Registers The p roces sor c ontains two reg is ters that resid e in the processo r I/O addres s sp ace— the C onfigu ration Addres s (C ONFI G_ADD RESS) Register a nd th e Con figuratio n Dat a (CO NFIG_ DA T A) Register . The Co nfig uration Ad dres s Register en ables/[...]

Datasheet , Volume 2 47 Processo r Configuration Reg isters 81h PAM 1 Programmable Attribute M ap 1 00h RW 82h PAM 2 Programmable Attribute M ap 2 00h RW 83h PAM 3 Programmable Attribute M ap 3 00h RW 84h PAM 4 Programmable Attribute M ap 4 00h RW 85h PAM 5 Programmable Attribute M ap 5 00h RW 86h PAM 6 Programmable Attribute M ap 6 00h RW 87h LAC [...]

Proce ssor Config uration Registers 48 Datasheet , Volume 2 2.5.1 VID—Vendor Identifica tion Register This regist er , com bined with the Devic e Id entificatio n reg ister , u niquel y id entifie s any PCI device . 2.5.2 DID—Device Identificat ion Register This reg ister , com bined with the V en dor I dentifi cation regis ter , uniqu ely ide [...]

Datasheet , Volume 2 49 Processo r Configuration Reg isters 2.5.3 PCICMD—PCI C ommand Register Sin ce Dev ice 0 d oes not p hysically r esi de on P CI_A, many of the bits are not imple ment ed. B/D/F/Typ e: 0/0/0/PCI Addres s Offset: 4– 5h Reset Va lue: 0006h Access: RO, RW Size: 16 bits BIOS Op timal Default 00h Bit A ttr Reset Value RST/ PWR [...]

Proce ssor Config uration Registers 50 Datasheet , Volume 2 2.5.4 PCISTS—PCI St atus Register This status reg ister report s the occurren ce o f error events o n Dev ice 0's PCI interfa ce. Sin ce Dev ice 0 d oes not ph ysically res ide o n PCI_ A, many of the bits are n ot imple ment ed. 2 RO 1b Uncore Bus Mast er Enable (BME ) The p rocess[...]

Datasheet , Volume 2 51 Processo r Configuration Reg isters 10:9 RO 00 b Un core DEVSEL Tim ing (DEVT) These bits a re h a rdwired t o " 00". W rit es to these b it positi ons have no effect. Device 0 does n ot physically conn ect to PCI_A. The se bits are set to "00" (fas t decode) so th at optimum DEVSE L timing for PC I_ A is[...]

Proce ssor Config uration Registers 52 Datasheet , Volume 2 2.5.5 RID—Revision I dentification Register This reg ister co ntain s the re visio n numb er of D evic e 0. Thes e bits a re re ad only and writ es to th is reg iste r have n o effe ct. This regist er co ntain s the re visio n numb er of t he p roces sor . The Revisio n ID (RI D) is a tr[...]

Datasheet , Volume 2 53 Processo r Configuration Reg isters 2.5.6 CC—Class Code Regi ster This re gister id enti fies the basic functio n o f t he device , a mo re specifi c s ub-cl ass, and a reg ister-spec ific p rogramm ing inte rfac e. 2.5.7 HDR—Header Type R egister This r egist er iden tifie s the hea de r layout o f the c onfigu ration s[...]

Proce ssor Config uration Registers 54 Datasheet , Volume 2 2.5.8 SVID—Subsystem Vendor Ident ification Register This value i s used t o ide ntify the vendo r of t he subs yste m. 2.5.9 SID—Subsystem Identification Regis ter This value i s used t o ide ntify a partic ular subsystem . B/D/F /T ype: 0 /0/0/PCI Address Off set: 2C– 2Dh Reset Va [...]

Datasheet , Volume 2 55 Processo r Configuration Reg isters 2.5.10 PXPEPBAR—PCI Expr ess Egress Port Base Address Register This is the base a ddr ess f or the P CI Ex press Egress Port MM IO Conf iguration spa ce. There i s no physi cal me mory wi thin this 4 KB window that can be addre ssed. The 4 KB reser ved by this r egis ter does not a lias [...]

Proce ssor Config uration Registers 56 Datasheet , Volume 2 2.5.11 MCHBAR—Host Memory Map ped Register Range Base Register This i s the bas e addres s for th e Host Mem or y Mapp ed Con figuratio n space . There is no phys ical me mory wi thin this 32 KB wi ndow tha t can be a ddre ssed. The 32 KB reserved by this re gister does n ot alia s to an[...]

Datasheet , Volume 2 57 Processo r Configuration Reg isters 2.5.12 GGC—GMCH Graphics Con t rol Regis ter Register All th e bit s in th is regi ster ar e Int el TXT locka ble. B/D/F/Typ e: 0/0/0/PCI Address Offset: 50 –51h Reset Va lue: 0028h Access: RW-KL , RW-L Size: 16 bits BIOS Op timal Default 00h Bit A ttr Reset Value RST/ PWR Descriptio n[...]

Proce ssor Config uration Registers 58 Datasheet , Volume 2 2 RO 0h Rese rved 1 RW-L 0b Unc ore IGD VGA Dis able (IVD) 0 = Enable. Devi ce 2 (IGD) claims VG A memory an d I/O cycles, the S ub-Class Code within Device 2 Clas s Code registe r is 00. 1 = Disable. Devic e 2 (IGD) does no t claim VGA cyc les (Memory and I/O), and the Sub- Class Code fie[...]

Datasheet , Volume 2 59 Processo r Configuration Reg isters 2.5.13 DEVEN—Device Enable R egister This regist er allow s for e nabl ing/dis abling o f PCI devic es an d func tions that are wi thin the process or p acka ge. I n the foll owing t able the bit defin itions desc ribe the beh avio r of all c ombina tions of trans actio ns to devic es co[...]

Proce ssor Config uration Registers 60 Datasheet , Volume 2 2.5.14 PCIEXBAR—PCI Express Register Range Base Address Register This is the base addr ess for the P CI Ex press c onfigu ration spac e. Th is windo w of addres ses con tains the 4 KB of c onfigu ra tion spac e for each PCI Exp ress devic e that can poten tially be par t of the PCI E xpr[...]

Datasheet , Volume 2 61 Processo r Configuration Reg isters B/D/F/Typ e: 0/0/0/PCI Address Offset: 60 –67h Reset Va lue: 0000_ 0000_0000_0000h Access: RW, RW -V Size: 64 bits BIOS Op timal Default 0000_0 000_0000h Bit A ttr Reset Value RST/ PWR Descriptio n 63:39 RO 0h Reserved 38:28 R W 000h Un core PCI Expre ss Base Addre ss (PCIEXBAR) This fie[...]

Proce ssor Config uration Registers 62 Datasheet , Volume 2 2.5.15 DMIBAR—Root Complex Register Range Base Address Register This is the base addr ess fo r the Root Comple x c onfiguratio n spac e. Th is wi ndow o f addres ses con tains the Root Co mplex Registe r se t for t he PCI E xpre ss Hie rarchy ass ociate d with the H ost B ridge. There is[...]

Datasheet , Volume 2 63 Processo r Configuration Reg isters 2.5.16 PAM0—Programmable Attribute M ap 0 Register This regist er cont rols th e read, writ e and sh adow ing at tribu tes of the BIOS ra nge fro m F_00 00h to F_F FFFh. The U ncore allow s pro gramm able m em ory at tribute s o n 13 lega cy memo ry segmen ts of va rious si zes in t he 7[...]

Proce ssor Config uration Registers 64 Datasheet , Volume 2 2.5.17 PAM1—Programma b l e Attribute Map 1 Register This regist er cont rols th e read , writ e and sh ado wing attribu tes of the BIOS range fro m C_0 000h t o C_7F FFh. The Un core allows pro grammab le mem ory attribu tes o n 13 legac y memo ry se gments of var ious sizes in the 768 [...]

Datasheet , Volume 2 65 Processo r Configuration Reg isters 2.5.18 PAM2—Programmable Attribute M ap 2 Register This regist er cont rols th e read, writ e and sh adow ing at tribu tes of the BIOS ra nge fro m C_8 000h t o C_F FFFh. The U ncore allo ws progr amma ble m emory att ributes on 13 legac y memo ry se gmen ts of various s izes in the 7 68[...]

Proce ssor Config uration Registers 66 Datasheet , Volume 2 2.5.19 PAM3—Programma b l e Attribute Map 3 Register This regist er cont rols th e read , writ e and sh ado wing attribu tes of the BIOS range fro m D00 00h to D7FF Fh. T he U ncore al lows pr og r amma bl e memo ry at tribute s on 1 3 lega cy memo ry s egmen ts of various si zes i n the[...]

Datasheet , Volume 2 67 Processo r Configuration Reg isters 2.5.20 PAM4—Programmable Attribute M ap 4 Register This regist er cont rols th e read, writ e and sh adow ing at tribu tes of the BIOS ra nge fro m D80 00h to DFF FFh. Th e Un core allows programm able m em ory at tribut es on 13 lega cy memo ry segmen ts of va rious si zes in t he 76 8 [...]

Proce ssor Config uration Registers 68 Datasheet , Volume 2 2.5.21 PAM5—Programma b l e Attribute Map 5 Register This regist er cont rols th e read , writ e and sh ado wing attribu tes of the BIOS range fro m E_00 00h to E_7 FFFh. The U ncor e allows progr amma ble me mory attrib utes o n 13 legac y memo ry se gments of var ious sizes in the 768 [...]

Datasheet , Volume 2 69 Processo r Configuration Reg isters 2.5.22 PAM6—Programmable Attribute M ap 6 Register This regist er cont rols th e read, writ e and sh adow ing at tribu tes of the BIOS ra nge fro m E_80 00h to E_F FFF h. The U nco re allows program ma ble mem ory at trib utes on 13 legac y memo ry se gmen ts of various s izes in the 7 6[...]

Proce ssor Config uration Registers 70 Datasheet , Volume 2 2.5.23 LAC—Legacy Acces s Control Register This 8-bit r egis ter con trols s teerin g of MDA c ycles a nd a fixed D RAM h ole from 15 - 16 M B. There can only be at most one MD A de vice in the s yste m. B/D/F /T ype: 0 /0/0/PCI Address Offset: 87h Reset Va lue: 00h Access: RW Size: 8 bi[...]

Datasheet , Volume 2 71 Processo r Configuration Reg isters 2 RW 0 b Un core PEG12 MDA Present (MDAP 12) This bit w orks w ith the VGA Ena bl e bits in the BCTRL reg ister of Device 1 Function 2 to control the routin g of processor initia ted transactions t argeting MDA co mpatible I/O and memory address ranges. This bit should not be set if Device[...]

Proce ssor Config uration Registers 72 Datasheet , Volume 2 1 RW 0 b Unc ore PEG11 MDA Present (MDA P11) This bit works with the VGA Enable bits in the BC TRL register of Device 1 Funct ion 1 to contr ol the routing o f processor initiate d transactions t argeting MDA com patible I/O and memory addr ess ranges. This bit should not be set if Device [...]

Datasheet , Volume 2 73 Processo r Configuration Reg isters 0 RW 0 b Un core PEG10 MDA Present (MDAP 10) This bit w orks w ith the VGA Ena bl e bits in the BCTRL reg ister of Device 1 Function 0 to control the routin g of processor initia ted transactions t argeting MDA co mpatible I/O and memory address ranges. This bit should not be set if Device[...]

Proce ssor Config uration Registers 74 Datasheet , Volume 2 2.5.24 REMAPBASE—Remap Base Address Register 2.5.25 REMAPLIMIT—Remap Limit A dd ress Regis ter B/D/F /T ype: 0 /0/0/PCI Address Offset: 90 –97h Reset V alue: 0000_ 000F_FFF0_0000 h Access: RW-KL , RW-L Size: 64 bits BIOS Opti mal Default 0000_0000 _0000h Bit A ttr Reset Value RST/ PW[...]

Datasheet , Volume 2 75 Processo r Configuration Reg isters 2.5.26 TOM—Top of Memory Regis t er This regist er co ntain s the s ize of p hysical m em ory . BI OS d eterm ines the me mory s ize rep orted to t he O S usin g this regi ster . B/D/F/Typ e: 0/0/0/PCI Address Offset: A0 –A7h Reset Va lue: 000 0_007F_FFF0_0000h Access: RW-KL , RW-L Siz[...]

Proce ssor Config uration Registers 76 Datasheet , Volume 2 2.5.27 TOUUD—Top of Upper Usable DR A M Regis ter This 64-b it reg ister defi nes t he T op of Up per U sable D RA M. Con figuratio n soft ware m ust se t this v a lue to TO M min us all ME sto len m emory if recla im is disab led. If recl aim is enable d, this value mu st be s et t o re[...]

Datasheet , Volume 2 77 Processo r Configuration Reg isters 2.5.28 BDSM—Base Data of Stolen Memory Register This regist er co ntains t he ba se ad dress of grap hics da ta s tolen DRAM m emo ry . BIOS dete rmines the ba se of graphic s da ta stole n memo ry b y sub tracting t he graph ics dat a stolen memo ry size (P CI Dev ice 0 offset 52 bits 7[...]

Proce ssor Config uration Registers 78 Datasheet , Volume 2 2.5.30 G Memory Base Re gister This regist er co ntain s the b ase a ddress of TS EG DR AM m emor y . BIO S d eterm ines th e bas e of T SE G memory which m ust be a t or below G r aphi cs Base of G T T Stolen Me mory (PC I Devic e 0, O ffset B4h, bits 3 1:20). Note: BI OS mus t pro gram T[...]

Datasheet , Volume 2 79 Processo r Configuration Reg isters B/D/F/Typ e: 0/0/0/PCI Address Offset: BC–BFh Reset Va lue: 0010_ 0000h Access: RW-KL , RW-L Size: 32 bits BIOS Op timal Default 00000h Bit A ttr Reset Value RST/ PWR Descriptio n 31:20 RW-L 001h U ncore Top of Low Usable DRAM (TOLUD) This regi ste r contains bits 31:20 of an address on [...]

Proce ssor Config uration Registers 80 Datasheet , Volume 2 2.5.32 ERRSTS—Error Status Register This regist er is used to rep ort variou s erro r condi tions using t he S ERR D MI m essa ging mech ani sm. An SERR DMI mes sage is gen erated on a ze ro to o ne tran sition o f any of these flags (if e nabled b y th e ERR CMD and PC ICM D regi sters)[...]

Datasheet , Volume 2 81 Processo r Configuration Reg isters 2.5.33 ERRCMD—Error Command Re gister This regist er co ntrols the Ho st Br idge respon ses to various syst em erro rs. Si nce the Host B rid ge do es not have an SERR B si gnal, S ERR me ssag es are pa ssed f rom the proc esso r to the P CH o ver DM I. When a bit in this regi ster i s s[...]

Proce ssor Config uration Registers 82 Datasheet , Volume 2 2.5.35 SCICMD—SCI Comma nd Register This regist er ena bles various err ors to gen erate a n SMI DMI s pecia l cycle. Whe n an error flag is se t in the ERRS TS regis ter , it c an ge nerate an SE RR, SM I, or S CI D MI spec ial cyc le when enab led in the E RRCM D, SMI CMD, or S CICMD r[...]

Datasheet , Volume 2 83 Processo r Configuration Reg isters 2.5.37 CAPID0_A—Capabilities A Register This regist er co ntrol of b its in thi s regis ter are onl y requ ired for custo mer visibl e SKU differ entia tion. B/D/F/Typ e: 0/0/0/PCI Address Offset: E4–E7 h Default Value: 0 000_0000h Access: RO-FW, R O-KFW Size: 32 bits BIOS Op timal Def[...]

Proce ssor Config uration Registers 84 Datasheet , Volume 2 7:4 RO-FW 0h Reserved 3:3 RO 0h Reserved 2:0 RO-FW 000b Uncor e DDR3 Ma ximum Frequenc y C apability (DMFC) This field contr ols wh ich va lues may be written to the Memo ry Freque ncy Select field 6:4 of th e Clocking Configu ration registers (MCHBAR Offset C00h). Any attem pt to write an[...]

Datasheet , Volume 2 85 Processo r Configuration Reg isters 2.6 PCI Device 1 , Funct ion 0 –2 Confi gurat ion Regist ers T ab le 2-8 lists t he re giste rs arrang ed by a ddre ss offse t. Registe r bit d escripti ons are in the se ction s fol lowing the ta ble. Tab le 2-8. PCI De vice 1, Fu nction 0–2 Con figuratio n R egiste r Add res s M ap ([...]

Proce ssor Config uration Registers 86 Datasheet , Volume 2 90–91h MSI_CAPI D Message Signaled Interr upts Capability ID A005h RO 92–93h M C Messa ge Control 0000h RO, RW 94–97h MA M essage Address 00 00_0000h RW , RO 98–99h MD M essage Data 0000h RW 9A–9Fh RSVD R es erved 0h RO A0–A1h PEG_CAPL PCI Express-G C apability List 0010h RO A2[...]

Datasheet , Volume 2 87 Processo r Configuration Reg isters 2.6.1 VID1—Vendor Iden tification Register This reg iste r combi ned wit h the D evice Iden tificat ion regi ster uniqu ely iden tify a ny PCI dev ice. 2.6.2 DID1—Device Iden tification Register This regist er co mbine d with the V e ndo r Iden tificatio n regi ster unique ly iden tifi[...]

Proce ssor Config uration Registers 88 Datasheet , Volume 2 2.6.3 PCICMD1—PCI Comman d Register B/D/F /T ype: 0 /1/0–2/PCI Address Offset: 4– 5h Reset Va lue: 0000h Access: RW, RO Size: 16 bits BIOS Opti mal Default 00h Bit A ttr Reset Value RST/ PWR Descrip tion 15:11 RO 0h R eserved 10 RW 0b Un core INTA A ssertion Disable (IN TAAD) 0 = Thi[...]

Datasheet , Volume 2 89 Processo r Configuration Reg isters 2 RW 0 b Un core Bus Mast er Enable (BME ) This bit controls the ability of the PEG por t to forward Memory R ead /Wr i te Requests in the u pstream direc tion. 0 = This device is p revented from makin g memory reque sts to its primary bu s. Note that according to PCI Spe cification, as M [...]

Proce ssor Config uration Registers 90 Datasheet , Volume 2 2.6.4 PCISTS1—PCI Sta tus Regis ter This regist er re ports the occ urrenc e of e rror co nditions assoc iated w ith p rimary s ide o f the " virtua l" Hos t-PCI Expr ess bridg e embe dded w ithin th e Root po rt. B/D/F /T ype: 0 /1/0–2/PCI Address Offset: 6– 7h Reset Va lu[...]

Datasheet , Volume 2 91 Processo r Configuration Reg isters 8 RW 1C 0b Uncore Mas ter Data Parity Error (PM DPE) This bit is Set by a Requester (P rimary Side for T ype 1 Configuration Space header Fu nction) if the P a rity Error Response bit in the Comm and regist er is 1b and either of the following two condi tions occurs: • Requester rec eive[...]

Proce ssor Config uration Registers 92 Datasheet , Volume 2 2.6.5 RID1—Revision Iden tification Register This regist er co ntain s the re visio n numb er of t he p roces sor roo t por t. Thes e bits a re read o nly a nd w rites t o this regis ter h ave no ef fec t. 2.6.6 CC1—Class Code Register This regi ster identi fies the basic function o f [...]

Datasheet , Volume 2 93 Processo r Configuration Reg isters 2.6.7 CL1—Cache Line Size Register 2.6.8 HDR1—Header Type Regis ter This r egist er iden tifie s the hea de r layout o f the c onfigu ration s pace . No p hysical reg ister ex ists a t thi s locatio n. 2.6.9 PBUSN1—Primary Bu s Number Register This regist er iden tifies tha t this &q[...]

Proce ssor Config uration Registers 94 Datasheet , Volume 2 2.6.10 SBUSN1—Secondary Bu s Number Regist er This regist er iden tifies t he b us num ber ass igned to the s econd b us si de of th e "vir tual" bri dge (t hat is , to PCI Ex press-G ). Th is n umber is p rog r amm ed b y th e PC I con figuration softwa re to allow mappi ng o [...]

Datasheet , Volume 2 95 Processo r Configuration Reg isters 2.6.12 IOBASE1—I/O Ba se Address Register This regist er co ntrols the pro cess or to P CI Ex press-G I/O acces s rou ting ba sed o n the follow ing fo rmul a: IO_B ASE addres s I O_LI MIT Only the upper 4 bits are pr ogramm able. Fo r the pu rpose of a ddress deco de, add ress bits A[1 [...]

Proce ssor Config uration Registers 96 Datasheet , Volume 2 2.6.14 SSTS1—Secondary Statu s Register SSTS is a 16-bit status reg ister that r eports t he occ urren ce o f error c ondi tions ass ociate d with secon dary side (that i s, PCI E xpress -G si de) of t he "vi rtual" P CI-PCI bri dge em bedde d w ithin the pro cessor . B/D/F /T [...]

Datasheet , Volume 2 97 Processo r Configuration Reg isters 2.6.15 MBASE1—Memory Base Ad dress Regis ter This re giste r co ntrols the pr ocess or to PCI E xpre ss-G no n-prefe tchabl e mem ory acces s routin g ba sed o n the f ollowin g form ula: MEM ORY_B ASE a ddress M EMORY _LIMI T The u pper 12 b its of t he regi ster ar e r ead/w rite and c[...]

Proce ssor Config uration Registers 98 Datasheet , Volume 2 2.6.16 MLIMIT1—Memo r y Limit Address Regist er This re gister cont rols th e proce ssor to PC I Express -G non -prefe tchab le memo ry acces s routin g ba sed o n the followi ng fo rmula : MEM ORY_BA SE a ddress M EMO RY_LI MIT The u pper 12 b its of t he re gister are re ad/w rite a nd[...]

Datasheet , Volume 2 99 Processo r Configuration Reg isters 2.6.17 PMBASE1—Prefetchable Me mory Base Address Register This regist er in conj unction with th e co rrespo nding Up per Base Addre ss reg ister contro ls the proce ssor to PC I Expres s-G p refe tchabl e memo ry a ccess ro uting b ased on the fo llow ing form ula: PREF ETCHABL E_ME MOR[...]

Proce ssor Config uration Registers 100 Datasheet , Volume 2 2.6.18 PMLIMIT1—Prefetchable Memory Limit Address Regist er This regist er in c onjunc tion with th e co rrespondi ng Up per Limit A ddr ess reg ister cont rols th e proc essor to PCI Exp ress- G pre fetcha ble mem ory a cces s routi ng based on the fo llow ing f ormula: PREF ETCHABL E_[...]

Datasheet , Volume 2 101 Processo r Configuration Reg isters 2.6.19 PMBASEU1—Prefetchable Memory Base Address Upper Register The fu nctio nality assoc iated with th is regi ster i s pres ent in the PE G de sign imple ment ation . This re gist er in c onjunc tion with t he c orres pondin g Uppe r Bas e Addre ss r egister c ontro ls t he proce sso [...]

Proce ssor Config uration Registers 102 Datasheet , Volume 2 2.6.20 PMLIMITU1—Prefetchable Me m ory Limit A ddress Upper Register The fu nctio nality associ ated with this reg iste r is pres ent in the PEG desig n imple ment ation . This regist er in c onjunc tion with th e co rrespondi ng Up per Limit A ddr ess reg ister cont rols th e proc esso[...]

Datasheet , Volume 2 103 Processo r Configuration Reg isters 2.6.22 INTRLINE1—Interrupt Line Regist er This regist er co ntains in terru pt l ine routin g informa tio n. The d evice i tself does n ot use this val ue, rath er it is used by d evice d rivers and operatin g system s to d eter mine pri ority an d vector info rmati on. 2.6.23 INTRPIN1?[...]

Proce ssor Config uration Registers 104 Datasheet , Volume 2 2.6.24 BCTRL1—Bridge Control Regis ter This regi ster provi des exten sions to the PCICM D register that a re spe cific to PCI-to-PCI bri dges. B CTRL 1 provid es additio nal co ntrol for t he sec ond ary interf ac e (that is, PCI Expre ss- G) as w ell as som e bits t hat a ffect the ov[...]

Datasheet , Volume 2 105 Processo r Configuration Reg isters 2 RW 0 b Un core ISA Enab l e ( I SAE N) Needed to exclude legacy reso urce decode to route ISA resource s to legacy decode path. M odifies the re sponse by the root port to an I/O access issued by th e processor th at target ISA I/O addre sses. This applies only t o I/ O addresses that a[...]

Proce ssor Config uration Registers 106 Datasheet , Volume 2 2.6.25 PM_CAPID1—Power Managemen t Capabilities Register B/D/F /T ype: 0 /1/0–2/PCI Address Offset: 80 –83h Reset Va lue: C803_9 001h Access: RO, RO -V Size: 32 bits Bit A ttr Reset Value RST/ PWR Descrip tion 31:27 RO 19h U ncore PME Sup port (PMES) This field indicates the po wer [...]

Datasheet , Volume 2 107 Processo r Configuration Reg isters 2.6.26 PM_CS1—Power Manageme nt Control/Status Regis ter B/D/ F/Type: 0/1/0–2/PCI Address Offset: 84 –87h Reset Va lue: 0000_ 0008h Access: RO, RW Size: 32 bits BIOS Op timal Default 000000 h Bit A ttr Reset Value RST/ PWR Descriptio n 31:16 RO 0h Reserved 15 R O 0 b Un core PME Sta[...]

Proce ssor Config uration Registers 108 Datasheet , Volume 2 2.6.27 SS_CAPID—Subsys t e m ID and Vendor ID Capabilities Register This capab ility is us ed to uni quely identify the subs ystem where t h e PCI device r e sides . Bec ause t his d evice is an in teg ra te d part of the s yste m an d not an add-in dev ice, i t is antic ipate d that t [...]

Datasheet , Volume 2 109 Processo r Configuration Reg isters 2.6.28 SS—Subsystem ID and Su bsystem Vendor ID Register System BIOS can be use d as t he m echani sm f or loadi ng the SSID/S VID valu es. T hese values must be pr eserved t hroug h po wer ma nag ement t ransitio ns an d a h ardware reset . 2.6.29 MSI_CAPID—Message Signal ed Interrup[...]

Proce ssor Config uration Registers 110 Datasheet , Volume 2 2.6.30 MC—Message Control Re gister System s oftware c an m odify bits i n t his register , but the device i s prohibite d fro m doi ng so. If th e devic e wr ites t he sam e m essa ge mu ltiple t imes, o nly o ne of t hose m essa ges is ens ured t o be se rvice d. If a ll of th em mu s[...]

Datasheet , Volume 2 111 Processo r Configuration Reg isters 2.6.31 MA—Message Address Register 2.6.32 MD—Message Data R egister 2.6.33 PEG_CAPL—PCI Express-G Capability List Register Enume rates th e PCI Expre ss ca pabili ty stru cture. B/D/ F/Type: 0/1/0–2/PCI Address Offset: 94 –97h Reset Va lue: 0000_ 0000h Access: RW, RO Size: 32 bi[...]

Proce ssor Config uration Registers 112 Datasheet , Volume 2 2.6.34 PEG_CAP—PCI Express-G Capabilities Regist er This regist er ind icates PCI Expres s devi ce ca pabili ties. 2.6.35 DCAP—Device Capab ilities Register This regist er ind icates PCI Expres s devi ce ca pabili ties. B/D/F /T ype: 0 /1/0–2/PCI Address Offset: A2 –A3h Reset Va l[...]

Datasheet , Volume 2 113 Processo r Configuration Reg isters 2.6.36 DCTL—Device Con t rol Regis t er This regist er pr ovide s control for PC I Exp ress d evice s peci fic ca pabili ties. The e rror re port ing e nable bits are i n refe ren ce to e rrors detect ed by thi s devic e, not error message s rec eived a cross th e link. Th e re porting [...]

Proce ssor Config uration Registers 114 Datasheet , Volume 2 2.6.37 DSTS—Device Status Registe r Reflects stat us corre spon ding t o con trols in the D evice Contr ol reg ister . The e rro r rep orting bits are in r eferen ce t o errors detecte d by t his device, n ot errors m essa ges recei ved acr oss t he link. B/D/F /T ype: 0 /1/0–2/PCI Ad[...]

Datasheet , Volume 2 115 Processo r Configuration Reg isters 2.6.38 LCTL—Link Control Register This regist er allow s co ntrol o f PCI Ex pres s link . B/D/ F/Type: 0/1/0–2/PCI Addres s Offset: B0– B1h Reset Va lue: 0000h Access: RW, RO , RW-V Size: 16 bits BIOS Op timal Default 00h Bit A ttr Reset Value RST/ PWR Descriptio n 15:12 RO 0h Rese[...]

Proce ssor Config uration Registers 116 Datasheet , Volume 2 6 RW 0 b Unc ore Common C lock Configuration ( CCC) 0 = Indicates th at this component a nd the component at the opposite end of this Link are operating with asyn chronous referen ce clock. 1 = Indicates th at this component a nd the component at the opposite end of this Link are operatin[...]

Datasheet , Volume 2 117 Processo r Configuration Reg isters 2.6.39 LSTS—Link Status Register This regist er ind icates PCI Ex press link status. B/D/ F/Type: 0/1/0–2/PCI Addres s Offset: B2– B3h Reset Va lue: 1001h Access: RO-V, RW 1C, RO Size: 16 bits BIOS Op timal Default 0h Bit A ttr Reset Value RST/ PWR Descriptio n 15 RW1C 0b Un core Li[...]

Proce ssor Config uration Registers 118 Datasheet , Volume 2 2.6.40 SLOTCAP—Slot Capabilities Register Note: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily p latfor ms. 9:4 RO- V 0 0h U ncore Negotiate d Link Width (NL W) This field indicates negotia ted link widt h. This field is valid only when the link is in the [...]

Datasheet , Volume 2 119 Processo r Configuration Reg isters 16:15 RW-O 0 0b Un core Slot P ower Limit Scale (SPLS) This field specifies the scal e used for th e Slot Power Limit Value. 00 = 1. 0x 01 = 0. 1x 10 = 0.01x 11 = 0. 001x If this fie ld is written, the l ink sends a Set_Slo t_Power_Limit messa ge. 14:7 RW-O 00 h Uncore Slot Pow er Lim it [...]

Proce ssor Config uration Registers 120 Datasheet , Volume 2 2.6.41 SLOTCTL—Slot Cont rol Register Note: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily p latfor ms. B/D/F /T ype: 0 /1/0–2/PCI Address Offset: B8– B9h Reset Va lue: 0000h Access: RO Size: 16 bits BIOS Opti mal Default 0h Bit A ttr Reset Value RST/ [...]

Datasheet , Volume 2 121 Processo r Configuration Reg isters 7:6 RO 00b Uncore Reserve d for Attention I ndicator Control (A IC) If an Att ention Indicator is imp lemented, writes to t his f ield set the Attention I ndicator to the w ritten state. Reads of t his field must reflect the v a lue fro m the latest writ e, even if th e corresponding hot-[...]

Proce ssor Config uration Registers 122 Datasheet , Volume 2 2.6.42 SLOTSTS—Slot Status Register This is fo r PCI Expres s Slot relat ed regi sters . Note: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily p latfor ms. B/D/F /T ype: 0 /1/0–2/PCI Address Off set: BA– BBh Reset Va lue: 0000h Acces s: RO , RO-V, RW1C [...]

Datasheet , Volume 2 123 Processo r Configuration Reg isters 3 RW 1C 0b Uncore Presenc e Detect Changed (PD C) A pulse indication that th e inband prese nce detect state h as changed This bit is set when the value r eported in Presen ce Detect State is changed. 2 RO 0b Uncore Reserve d for MRL Sens or Changed (MSC) If an MRL sen sor is implemented,[...]

Proce ssor Config uration Registers 124 Datasheet , Volume 2 2.6.43 RCTL—Root Contr ol Register This regist er allow s control of PCI Exp ress Root Comple x spec ific p aramet ers. Th e syst em erro r co ntrol bi ts i n this r egist er det ermin e if c orrespo ndi ng S ERRs are gene rated w hen o ur devi ce de tect s an e rror (rep orted in this [...]

Datasheet , Volume 2 125 Processo r Configuration Reg isters 2.6.44 LCTL2—Link Contro l 2 Register B/D/ F/Type: 0/1/0–2/PCI Address Offset: D0– D1h Reset Va lue: 0002h Access: RWS, R WS-V Size: 16 bits BIOS Op timal Default 0h Bit A ttr Reset Value RST/ PWR Descriptio n 15:13 RO 0h Reserved 12 RWS 0 b Powerg ood Complia n ce De-e mphasis (Com[...]

Proce ssor Config uration Registers 126 Datasheet , Volume 2 6 RWS 0 b Powerg ood Selectable De-emphasis (se lectabledeemp hasis) When the Link is operating at 5GT/s speed, sel ects the level of de- emphasis. Encodings: 1 = -3.5 dB 0 = -6 dB R ese t V alu e is implementation sp ecific, unle ss a spec ific value is required for a selected f orm fact[...]

Datasheet , Volume 2 127 Processo r Configuration Reg isters 2.7 PCI Device 1 , Funct ion 0 –2 Exte nded Config uration Reg isters T ab le 2-9 lists t he re giste rs arrang ed by a ddre ss offse t. Registe r bit d escripti ons are in the se ction s fol lowing the ta ble. 2.7.1 PVCCAP1—Port VC C apability Register 1 This regist er des cribes the[...]

Proce ssor Config uration Registers 128 Datasheet , Volume 2 2.7.2 PVCCAP2—Port VC Ca p a bility Register 2 This regist er des cribes the config uration of PC I Expr ess Virt ual Channe ls as sociated wit h this po rt. 2.7.3 PVCCTL—Port VC Co ntrol Register B/D/F /T ype: 0 /1/0–2/MMR Address Offset: 10 8–10Bh Reset Va lue: 0000_ 0000h Acces[...]

Datasheet , Volume 2 129 Processo r Configuration Reg isters 2.7.4 VC0RCAP—VC0 R esourc e Capa bility Register B/D/ F/Type: 0/1/0 –2/MMR Address Offset: 11 0–113h Reset Va lue: 0000_ 0001h Access: RO Size: 32 bits BIOS Op timal Default 00h Bit A ttr Reset Value RST/ PWR Descriptio n 31:24 R O 0 0h Unco re R eserved for Port Arbitrati o n Tabl[...]

Proce ssor Config uration Registers 130 Datasheet , Volume 2 2.7.5 VC0RCTL—VC0 Resource Co ntrol Register This regist er co ntrols the res ourc es as sociated w ith PCI E xp ress V irtual Ch annel 0. B/D/F /T ype: 0 /1/0–2/MMR Address Offset: 11 4–117h Reset Va lue: 8000_ 00FFh Access: RO, RW Size: 32 bits BIOS Opti mal Default 000h Bit A ttr[...]

Datasheet , Volume 2 131 Processo r Configuration Reg isters 2.7.6 VC0RSTS—VC0 Res ource Status Register This regist er re ports the Virt ual Cha nne l spec ific sta tus. 2.7.7 PEG_TC—PCI Exp ress Comple tion Time-o ut Register This regi ster report s PCI Expr ess configu ration cont rol o f P CI Expre ss Comp letion T ime- out re lated paramet[...]

Proce ssor Config uration Registers 132 Datasheet , Volume 2 2.8 PCI Device 2 Config uration R egist ers T able 2- 10 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. Tab le 2-10 . PCI Dev ice 2 Confi gurati on Reg is ter Addr ess Ma p Addres s Offset Register Symbol [...]

Datasheet , Volume 2 133 Processo r Configuration Reg isters 2.8.1 VID2—Vendor Iden tification Register This regist er , comb ined with th e Devi ce I dentific ation r egis ter , un ique ly identi fies a ny PCI device . 2.8.2 DID2—Device Iden tification Register This regist er , comb ined with th e V en dor I dentifi cation regis ter , u niqu e[...]

Proce ssor Config uration Registers 134 Datasheet , Volume 2 2.8.3 PCICMD2—PCI Comman d Register This 16- bit re gister pr ovide s basic cont rol ove r the I GD's abi lity t o res pond to P CI cycle s. Th e PCIC MD Regi ster in the IGD disables the IGD PCI co mpliant master acc esses t o ma in me mory . B/D/F /T ype: 0 /2/0/PCI Address Offse[...]

Datasheet , Volume 2 135 Processo r Configuration Reg isters 2.8.4 PCISTS2—PCI Status Register PCIS TS is a 1 6 -bit status reg ister t ha t repo rts t he oc curren ce o f a P CI comp liant m ast er abo rt and P CI co mpli ant t arget abort. PCISTS a lso i ndicat es the DEV SEL# timing that has been set by t he IG D. B/D/F/Typ e: 0/2/0/PCI Addres[...]

Proce ssor Config uration Registers 136 Datasheet , Volume 2 2.8.5 RID2—Revision Iden tification Register This regis ter c ontai ns the re vision number for Devi ce 2 Fu nctions 0. Thes e bits are read on ly and wri tes to this reg ister have no effect . 2.8.6 CC—Class Code Register This regi ster conta ins the device programm ing interface inf[...]

Datasheet , Volume 2 137 Processo r Configuration Reg isters 2.8.7 CLS—Cache Line Si ze Register The I GD d oes no t supp ort th is regis ter a s a P CI sl ave. 2.8.8 MTXT2—Master L atency Timer Re gister The I GD d oes no t supp ort th e p rogramma bility o f the ma ste r latenc y time r be cause i t does not p erform bur sts. 2.8.9 HDR2—Hea[...]

Proce ssor Config uration Registers 138 Datasheet , Volume 2 2.8.10 GTTMMADR—Graphics Trans lation Table, Memory Mapped Range Address Register This regist er re quests alloca tion for the comb ined Grap hics T r anslatio n T a ble Mod ifica tion Range and M emor y Mappe d Range . The rang e r equ ires 4 MB com bined for MMI O a nd Glob al GTT ap [...]

Datasheet , Volume 2 139 Processo r Configuration Reg isters 2.8.11 GMADR—Graphics Memo ry Range Address Regis ter GM ADR i s the P CI ap erture u sed by soft ware to acc ess tile d GF X surfac es in a linea r fash ion. B/D/F/Typ e: 0/2/0/PCI Address Offset: 18 –1Fh Reset Va lue: 0000_ 0000_0000_000Ch Access: RO, RW -L, RW Size: 64 bits Bit A t[...]

Proce ssor Config uration Registers 140 Datasheet , Volume 2 2.8.12 IOBAR—I/O Base Addr ess Register This regist er provides the Base offse t of the I/O registe rs within Device 2 . Bits 1 5:6 are program ma ble all owing the I/O Bas e to be lo cated anyw here in 16- bit I/O Addres s Spa ce. Bit s 2: 1 are f ixed an d retur n zero; bit 0 is hard [...]

Datasheet , Volume 2 141 Processo r Configuration Reg isters 2.8.14 SID2—Subsystem Iden tification Register This regist er is u sed to un iquely iden tify the subsys tem w here t he PC I dev ice re sides. 2.8.15 ROMADR—Video BIOS ROM Ba se Address Register The I GD doe s not use a s eparate BIOS RO M; the refor e, this regi ster is ha rdwired t[...]

Proce ssor Config uration Registers 142 Datasheet , Volume 2 2.8.17 MINGNT—Minimum Grant Re gister The I ntegrat ed Graphic s D evice ha s no require ment for th e set tings of Lat ency Timers. 2.8.18 MAXLAT—Maximum L a tency Register The I ntegrat ed Graphic s D evice ha s no require ment for th e set tings of Lat ency Timers. B/D/F /T ype: 0 [...]

Datasheet , Volume 2 143 Processo r Configuration Reg isters 2.8.19 MSAC—Multi Si z e Aperture Control Register This r egist er det erm ines the s ize o f the graph ics memo ry ape rture i n func tio n 0 an d in the t rusted sp ace. On ly the s yste m BIOS will write this re giste r base d on pre-b oot addre ss al loca tion efforts ; how ever , t[...]

Proce ssor Config uration Registers 144 Datasheet , Volume 2 2.9 Devi ce 2 I/O Regi sters 2.9.1 INDEX—MMIO Add r e ss Register A 3 2-bit I /O writ e to t his po rt loa ds th e off set of the MM IO re giste r or o ffset into the GTT that need s to be acc essed . An I/ O Read ret urns the c urrent v alue o f this re gist er . This me chanism to acc[...]

Datasheet , Volume 2 145 Processo r Configuration Reg isters 2.10 PCI Device 6 Con figura tion Reg isters T ab le 2-1 2 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. Ta ble 2-12 . PCI De vice 6 Regist er Addres s Map (Sh eet 1 of 2 ) Address Offset Register Symbol Regis[...]

Proce ssor Config uration Registers 146 Datasheet , Volume 2 2.10.1 VID6—Vendor Identification Regis ter This regis ter , comb ined with t h e D evice Ident ification reg ister , u niqu ely i dent ify any PC I dev ice. 92–93h M C Messa ge Control 0000h RO, RW 94–97h M A Me ssage Addre ss 0000_00 00h R W , RO 98–99h MD M essage Data 0000h RW[...]

Datasheet , Volume 2 147 Processo r Configuration Reg isters 2.10.2 DID6—Device Identification Regis ter This regist er , comb ined with th e V en dor I dentifi cation regis ter , u niqu ely id entifie s an y PCI device . 2.10.3 PCICMD6—PCI Command Regis ter B/D/F/Typ e: 0/6/0/PCI Addres s Offset: 2– 3h Reset Va lue: 010Dh Access: RO-FW Size:[...]

Proce ssor Config uration Registers 148 Datasheet , Volume 2 6 RW 0 b Unc ore Parity E rror Response Enable (PER RE) Controls wh ether or not the Mast er Data Parity Error bit in the PCI Status r egister can bet set . 0 = Master Data Parity Error bit in PCI Status registe r can NO T be set. 1 = Master Data Pa r ity Error bit in PCI Status regist er[...]

Datasheet , Volume 2 149 Processo r Configuration Reg isters 2.10.4 PCISTS6—PCI Status Re g i ster This regist er rep orts the occur renc e of e rror condi tions assoc iated with primary sid e of the " virtual" Host-PC I Expr ess b ridge em bedde d w ithin th e Root por t. B/D/F/Typ e: 0/6/0/PCI Addres s Offset: 6– 7h Reset Va lue: 00[...]

Proce ssor Config uration Registers 150 Datasheet , Volume 2 8 RW 1C 0b Uncore Master Data Parity Error (P MDPE) This bit is set by a Requester (Prim ary Side for T ype 1 Configuration S pace header Funct ion) if the Parity Error Response bit in th e Command regist er is 1b and ei ther of the follow ing two conditio ns occurs: • Requester re ceiv[...]

Datasheet , Volume 2 151 Processo r Configuration Reg isters 2.10.5 RID6—Revision Ident ification Register This regist er co ntains t he revi sion n umbe r of t he proc esso r root p or t. Thes e bits are read o nly a nd w rites t o this regis ter ha ve no eff ect. 2.10.6 CC6—Class Code Register This re gister id enti fies the basic functio n o[...]

Proce ssor Config uration Registers 152 Datasheet , Volume 2 2.10.7 CL6—Cache Line Size Register 2.10.8 HDR6—Header Type Regist er This regist er iden tifies the head er layout of the config uration spac e. No physical reg ister ex ists at thi s locatio n . 2.10.9 PBUSN6—Primary Bus N umber Register This regist er iden tifi es tha t this &quo[...]

Datasheet , Volume 2 153 Processo r Configuration Reg isters 2.10.10 SBUSN6—Seco ndary Bus Number Register This re gist er iden tifies t he bus n umbe r assi gned to the se cond bu s sid e of th e "vir tual" bri dge (th at is, to PCI E xp ress-G) . Th is n umbe r is programm ed by the PCI config uration softwa re to allow m appin g of c[...]

Proce ssor Config uration Registers 154 Datasheet , Volume 2 2.10.12 IOBASE6—I/O Base Address Register This regist er co ntrols the pro cess or to P CI E xpre ss-G I /O acc ess routin g bas ed o n the foll owing fo rmul a: IO_B ASE a ddress I O_LI MIT Only the upp er 4 bits a re pr ogramm able. For t he pur pose o f addre ss de code , add ress bi[...]

Datasheet , Volume 2 155 Processo r Configuration Reg isters 2.10.14 SSTS6—Second ary Status Register SSTS i s a 16 -bit s tatus reg iste r that report s the occ urrence o f er ror co nditions ass ociate d with second ary side (th at is, PCI Ex press -G s ide) of the "vi rtua l" PCI-P CI brid ge em bedded wi thin th e proc essor . B/D/F[...]

Proce ssor Config uration Registers 156 Datasheet , Volume 2 2.10.15 MBASE6—Memory Ba se Address Register This re gister cont rols th e proce ssor to PC I Express -G non -prefe tchab le memo ry acces s routin g ba sed o n the followi ng fo rmula : MEM ORY_BA SE a ddress M EMO RY_LI MIT The u pper 12 b its of t he re gister are re ad/w rite a nd c[...]

Datasheet , Volume 2 157 Processo r Configuration Reg isters 2.10.16 MLIMIT6— Memory Limit Address Register This re giste r co ntrols the pr ocess or to PCI E xpre ss-G no n-prefe tchabl e mem ory acces s routin g ba sed o n the f ollowin g form ula: MEM ORY_B ASE a ddress M EMORY _LIMI T The u pper 12 b its of t he regi ster ar e r ead/w rite an[...]

Proce ssor Config uration Registers 158 Datasheet , Volume 2 2.10.17 PMBASE6—Prefe t chable M emory Base Address Register This regist er , in c onjunc tion wit h the corres pond ing U pper B ase A ddress reg ister , cont rols th e proc essor to PCI Exp ress- G pre fetcha ble mem ory a cces s routi ng based on the fo llow ing f ormula: PREF ETCHAB[...]

Datasheet , Volume 2 159 Processo r Configuration Reg isters 2.10.18 PMLIMIT6—Pr efetchable Memory Limit Add ress Register This re gist er , in con junctio n with t he c orresp onding Uppe r Limi t Add ress re gist er , contro ls the proce ssor to PCI Expre ss- G prefe tchabl e memo ry a ccess ro uting b ased on the fo llow ing form ula: PREF ETC[...]

Proce ssor Config uration Registers 160 Datasheet , Volume 2 2.10.19 PMBASEU6—Prefetchable M emory Base Address Upper Register The fu nctio nality associ ated with this reg iste r is pres ent in the PEG desig n imple ment ation . This reg iste r in c onjunc tion wit h the corres pon ding Upper B ase Addre ss r egis ter con trols t he p r oc essor[...]

Datasheet , Volume 2 161 Processo r Configuration Reg isters 2.10.20 PMLIMITU6—Prefe tchable Memory Limit Addres s Upper Register The fu nctio nality assoc iated with th is regi ster i s pres ent in the PE G de sign imple ment ation . This regist er in conjun ction with th e co rres pondin g Uppe r Lim it Ad dress regist er contro ls the proce ss[...]

Proce ssor Config uration Registers 162 Datasheet , Volume 2 2.10.22 INTRLINE6 —Interrupt Line Register This regist er co ntains i nterru pt lin e rou ting in forma tion. T he d evice itself do es n ot use this val ue, r ather it is use d by dev ice drivers a nd o perating s yste ms to d eterm ine pri ority an d vecto r inform ation . 2.10.23 INT[...]

Datasheet , Volume 2 163 Processo r Configuration Reg isters 2.10.24 BCTRL6—Br idge Control Register This regi ster provides extensio ns to the PCIC MD regi ster that are spe cific to PCI-t o-PC I brid ges. The BCTR L provide s addit ional contr ol for the seco ndar y in terfa ce (that i s, PCI Expre ss- G) as w ell as som e bits t hat a ffect t [...]

Proce ssor Config uration Registers 164 Datasheet , Volume 2 1 RW 0 b Unc ore SERR En able (SERREN) 0 = No forwarding of error messages from secondary side to prima ry side that could result in a n SERR. 1 = ERR_COR, ERR_NONF AT AL, and ERR_ F AT A L messages res ult in SERR message when in dividua l ly enable d by the Root Control r egister . 0 RW[...]

Datasheet , Volume 2 165 Processo r Configuration Reg isters 2.10.25 PM_CA PI D6—Power M anagement Capabilities Regis t er B/D/F/Typ e: 0/6/0/PCI Address Offset: 80 –83h Reset Va lue: C803 _9001h Access: RO, RO -V Size: 32 bits Bit A ttr Reset Value RST/ PWR Descriptio n 31:27 R O 1 9h Unco re PME S u ppor t (PMES) This field indicates the po w[...]

Proce ssor Config uration Registers 166 Datasheet , Volume 2 2.10.26 PM_CS6—Po w er Management Con t rol/Status Regis ter B/D/F/Typ e: 0/6/0/PCI Address Offset: 84 –87h Reset Va lue: 0000_ 0008h Access: RO, RW Size: 32 bits BIOS Op timal Default 0 00000h Bit A ttr Reset Value RST/ PWR Descrip tion 31:16 RO 0h Reserved 15 R O 0 b Un co re PME St[...]

Datasheet , Volume 2 167 Processo r Configuration Reg isters 2.10.27 SS_CAPID—Subsy stem ID and Vendor ID Capabilities Register This cap abilit y is us ed to un iquel y identif y the subsy stem where the PCI devic e r eside s. Bec ause t his d evice is an in tegrated par t of t he syst em an d not an add- in d evice , it is antic ipat ed that t h[...]

Proce ssor Config uration Registers 168 Datasheet , Volume 2 2.10.28 SS—Subsystem I D and Subsystem Vendor ID Register System BIOS can b e use d as t he m ech anism fo r loa ding the SS ID/SV ID value s. Thes e values must be pr eserve d th rough p ower m ana gemen t transi tions an d a h ardware reset . 2.10.29 MSI_CAPID—Mess age Signaled Inte[...]

Datasheet , Volume 2 169 Processo r Configuration Reg isters 2.10.30 MC—Messa ge Control Register System so ftware can mo dify bits i n this re gist er , but t he device is prohibit ed from d oing so. If th e devic e wr ites t he same me ssage m ultip le tim es, on ly on e of th ose me ssag es is ass ured to be service d. If a ll of th em mu st b[...]

Proce ssor Config uration Registers 170 Datasheet , Volume 2 2.10.31 MA—Message Address Regis ter 2.10.32 MD—Message D ata Register 2.10.33 PEG_CAPL—PCI E xpress-G Capability List Register This regist er en umerat es the PCI Expres s cap ability s tructu re. B/D/F /T ype: 0 /6/0/PCI Address Offset: 94 –97h Reset Va lue: 0000_ 0000h Access: [...]

Datasheet , Volume 2 171 Processo r Configuration Reg isters 2.10.34 PEG_CAP—PCI Express-G Capabilities Regist er This regist er ind icates PCI Ex press devic e capa bilities . 2.10.35 DCAP—Device Capabilities Register This regist er ind icates PCI Ex press devic e capa bilities . B/D/F/Typ e: 0/6/0/PCI Address Offset: A2 –A3h Reset Va lue: 0[...]

Proce ssor Config uration Registers 172 Datasheet , Volume 2 2.10.36 DCTL—Device Co ntrol Register This regist er pr ovide s contro l for P CI Ex press device spec ific ca pabil ities . The e rror re port ing enab le bits a re in re feren ce t o erro rs det ected b y thi s devic e, no t error mess ages received acros s the li nk. The rep orting o[...]

Datasheet , Volume 2 173 Processo r Configuration Reg isters 2.10.37 DSTS—Devi ce Status Register This regist er r eflects status corr espon ding to cont rols in t he Device C ont rol reg iste r . The e rror re porti ng bi ts are in re ferenc e to er rors detec ted by this device , not errors mess ages received acr oss the link. B/D/F/Typ e: 0/6/[...]

Proce ssor Config uration Registers 174 Datasheet , Volume 2 2.10.38 LCTL—Link Cont rol Register This regist er all ows control of PC I Exp ress l ink. B/D/F /T ype: 0 /6/0/PCI Address Offset: B0– B1h Reset Va lue: 0000h Access: RO, RW , RW-V Size: 16 bits BIOS Opti mal Default 0 0h Bit A ttr Reset Value RST/ PWR Descrip tion 15:12 RO 0h Rese r[...]

Datasheet , Volume 2 175 Processo r Configuration Reg isters 6 RW 0 b Un core Common C lock Configuration ( CCC) 0 = Indicates that this componen t and the c om pon ent at the opposite en d o f t his Link are operating w ith asynchr onous referen ce clock. 1 = Indicates that this componen t and the c om pon ent at the opposite en d o f t his Link a[...]

Proce ssor Config uration Registers 176 Datasheet , Volume 2 2.10.39 LSTS—Link Status R egister This regist er in dicates PCI Expres s lin k stat us. B/D/F /T ype: 0 /6/0/PCI Address Offset: B2– B3h Reset Va lue: 1001h Access: RW1C, R O-V, RO Size: 16 bits BIOS Opti mal Default 0 h Bit A ttr Reset Value RST/ PWR Descrip tion 15 RW1C 0b Un core [...]

Datasheet , Volume 2 177 Processo r Configuration Reg isters 2.10.40 SLOTCAP—Slot Ca pabilities Register No te: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily pl atfor ms. 9:4 RO- V 0 0h Uncore Negotiat ed Link Width (NL W) This field indicates negotia ted link width. This field is valid only when the link is in the[...]

Proce ssor Config uration Registers 178 Datasheet , Volume 2 16:15 RW-O 0 0b U ncore Slot Pow er Limit Scale ( SPLS) This field specifies the sc ale used for th e Slot Power Limit V alue. 00 = 1. 0x 01 = 0. 1x 10 = 0. 01x 11 = 0.001x If this fie ld is written, the link sends a Set _Slot_Power_Limit messa ge. 14:7 RW-O 00 h Unco re Slot Pow er Limit[...]

Datasheet , Volume 2 179 Processo r Configuration Reg isters 2.10.41 SLOTCTL—Slo t Cont r ol Regist er No te: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily pl atfor ms. B/D/F/Typ e: 0/6/0/PCI Addres s Offset: B8– B9h Reset Va lue: 0000h Access: RO, Size: 16 bits BIOS Op timal Default 0 h Bit A ttr Reset Value RST[...]

Proce ssor Config uration Registers 180 Datasheet , Volume 2 7:6 RO 00b U ncore Reserve d for Attention I ndicator Contr ol (AIC) If an Att ention Indicator is im plemented, writes to this field set t h e Attention I ndicator to the wr itt en s tate. Reads of this field mus t reflect the valu e fr om the latest w rite, even if the corr esponding ho[...]

Datasheet , Volume 2 181 Processo r Configuration Reg isters 2.10.42 SLOTSTS—Slo t Status Register This i s for PCI Expr ess Slot relate d regis ters. No te: Hot Plug is not s uppor ted on Inte l ® Xeon ® pr ocesso r E3- 1200 fa mily pl atfor ms. B/D/F/Typ e: 0/6/0/PCI Address Offset: BA– BBh Reset Va lue: 0000h Access: RO, RO -V, RW1C Size: [...]

Proce ssor Config uration Registers 182 Datasheet , Volume 2 2.10.43 RCTL—Root Control Register This regist er allow s control of PCI Exp ress Root Comple x spec ific p aramet ers. Th e syst em erro r co ntrol bi ts i n this r egist er det ermin e if c orrespo ndi ng S ERRs are gene rated w hen o ur devi ce de tect s an e rror (rep orted in this [...]

Datasheet , Volume 2 183 Processo r Configuration Reg isters 2.11 PCI Device 6 Exten ded C onfigura tion Re gisters T ab le 2-1 3 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. 2.11.1 PVCCAP1—Port VC Cap ability Register 1 This regist er des cribes the config uration o[...]

Proce ssor Config uration Registers 184 Datasheet , Volume 2 2.11.2 PVCCAP2—Port VC Capability Re gister 2 This regist er des cribes the config uration of PC I Expr ess Virt ual Channe ls as sociated wit h this po rt. 2.11.3 PVCCTL—Port VC Co ntrol Register B/D/F /T ype: 0 /6/0/MMR Address Offset: 10 8–10Bh Reset Va lue: 0000_ 0000h Access: R[...]

Datasheet , Volume 2 185 Processo r Configuration Reg isters 2.11.4 VC0RCAP—VC0 Res ource Capa bility Register B/D/F/Typ e: 0/6/0/MM R Address Offset: 11 0–113h Reset Va lue: 0000_ 0001h Access: RO Size: 32 bits BIOS Op timal Default 0 0h Bit A ttr Reset Value RST/ PWR Descriptio n 31:24 R O 0 0h Unco re R eserved for Port Arbitrati o n Table O[...]

Proce ssor Config uration Registers 186 Datasheet , Volume 2 2.11.5 VC0RCTL—VC0 Resource Co ntrol Register This regist er co ntrols the res ourc es as sociated w ith PCI E xp ress V irtual Ch annel 0. B/D/F /T ype: 0 /6/0/MMR Address Offset: 11 4–117h Reset Va lue: 8000_ 00FFh Access: RO, RW Size: 32 bits BIOS Opti mal Default 0 00h Bit A ttr R[...]

Datasheet , Volume 2 187 Processo r Configuration Reg isters 2.11.6 VC0RSTS—VC0 Resour ce Status Register This regist er re ports the Virt ual Cha nne l spec ific sta tus. B/D/F/Typ e: 0/6/0/MM R Address Offset: 11 A–11Bh Reset Va lue: 0002h Access: RO-V Size: 16 bits BIOS Op timal Default 0 000h Bit A ttr Reset Value RST/ PWR Descriptio n 15:2[...]

Proce ssor Config uration Registers 188 Datasheet , Volume 2 2.12 DMIB AR Re gisters T able 2- 14 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. Tab le 2-14 . DMIB AR Re gist er A dd ress M ap (S heet 1 of 2 ) Address Offset Registe r Symbol Register Name Reset Va l[...]

Datasheet , Volume 2 189 Processo r Configuration Reg isters 2.12.1 DMIVCECH—DM I Virtual Channel Enhanced Capabili t y Register This regist er ind icates DMI V irtual C hann el ca pabil it ies . 88–89h LCTL Link Cont rol 0000h RW , RW-V 8A–8Bh LSTS DMI Link Status 00 01h RO- V 8C–97h RSVD Reserved 0h RO 98–99h LC TL2 Link Control 2 0002h[...]

Proce ssor Config uration Registers 190 Datasheet , Volume 2 2.12.2 DMIPVCCAP1—DMI Port VC Cap ability Register 1 This regist er des cribes the config uration of PC I Expr ess Virt ual Channe ls as sociated wit h this po rt. 2.12.3 DMIPVCCAP2—DMI Port VC Cap ability Register 2 This regist er des cribes the config uration of PC I Expr ess Virt u[...]

Datasheet , Volume 2 191 Processo r Configuration Reg isters 2.12.4 DMIPVCCTL—DMI Port VC C ontrol Register 2.12.5 DMIVC0RCAP—DMI VC0 Resource Capability Register B/D/F/Typ e: 0/0/0/DMIBA R Addres s Offset: C–Dh Reset Va lue: 0000h Access: RW, RO Size: 16 bits BIOS Op timal Default 0 00h Bit A ttr Reset Value RST/ PWR Descriptio n 15:4 RO 0h [...]

Proce ssor Config uration Registers 192 Datasheet , Volume 2 2.12.6 DMIVC0RCTL—DMI VC0 Resource Contr ol Register This regist er co ntrols the res ourc es as sociated w ith PCI E xp ress V irtual Ch annel 0. B/D/F /T ype: 0 /0/0/DMIBAR Address Offset: 14 –17h Reset Va lue: 8000_ 007Fh Access: RO, RW Size: 32 bits BIOS Opti mal Default 0 0000h B[...]

Datasheet , Volume 2 193 Processo r Configuration Reg isters 2.12.7 DMIVC0RSTS—DMI V C0 Resource Status Register This regist er re ports the Virt ual Cha nne l spec ific sta tus. 2.12.8 DMIVC1RCAP—DMI VC1 Resource Capability Register B/D/F/Typ e: 0/0/0/DMIBA R Address Offset: 1A–1 Bh Reset Va lue: 0002h Access: RO-V Size: 16 bits BIOS Op tima[...]

Proce ssor Config uration Registers 194 Datasheet , Volume 2 2.12.9 DMIVC1RCTL—DMI VC1 Resource Contr ol Register This regist er co ntrols the res ourc es as sociated w ith PCI E xp ress V irtual Ch annel 1. B/D/F /T ype: 0 /0/0/DMIBAR Address Offset: 20 –23h Reset Va lue: 0100_ 0000h Access: RO, RW Size: 32 bits BIOS Opti mal Default 0 0000h B[...]

Datasheet , Volume 2 195 Processo r Configuration Reg isters 2.12.10 DMIVC 1RSTS—DMI VC1 Resource Status Re gister This regist er re ports the Virt ual Cha nne l spec ific sta tus. 2.12.11 DMIVCPRCAP—DMI VCp Resource Ca pability Register B/D/F/Typ e: 0/0/0/DMIBA R Address Offset: 26 –27h Reset Va lue: 0002h Access: RO-V Size: 16 bits BIOS Op [...]

Proce ssor Config uration Registers 196 Datasheet , Volume 2 2.12.12 DMIVCPRCTL—DMI VCp Resource Control Register This regist er co ntrols the res ourc es as sociated w ith the DMI P rivate Ch annel (V Cp ). B/D/F /T ype: 0 /0/0/DMIBAR Address Off set: 2C– 2Fh Reset Va lue: 0200_ 0000h Access: RO, RW Size: 32 bits BIOS Opti mal Default 0 0000h [...]

Datasheet , Volume 2 197 Processo r Configuration Reg isters 2.12.13 DMIVCPRS TS—DMI VCp Resource Status Regis ter This regist er re ports the Virt ual Cha nne l spec ific sta tus. B/D/F/Typ e: 0/0/0/DMIBA R Address Offset: 32 –33h Reset Va lue: 0002h Access: RO-V Size: 16 bits BIOS Op timal Default 0 000h Bit A ttr Reset Value RST/ PWR Descrip[...]

Proce ssor Config uration Registers 198 Datasheet , Volume 2 2.12.14 DMIESD—DMI Element Self Description Register This regist er pr ovides in forma tion a bout th e root co mplex e lem ent co ntainin g this Li nk Dec laration C apab ility . B/D/F /T ype: 0 /0/0/DMIBAR Address Offset: 44 –47h Reset Va lue: 0100_ 0202h Access: RO, RW -O Size: 32 [...]

Datasheet , Volume 2 199 Processo r Configuration Reg isters 2.12.15 DMILE1D—DMI Lin k Entry 1 Description Register This re gist er pr ovides t he firs t par t of a Li n k Entry tha t decla res an intern al lin k to anot her Roo t Compl ex Elem ent. 2.12.16 DMILE1 A —DMI L i nk Entry 1 Address Register This regist er pr ovides t he s econd pa r[...]

Proce ssor Config uration Registers 200 Datasheet , Volume 2 2.12.17 DMILE2D—DMI Lin k Entry 2 Description Register This regist er pr ovide s the f irst pa rt of a Link Entry t hat d eclares an int erna l link t o anot her Root C omple x Elem ent . 2.12.18 DMILE2A—DMI Link Entry 2 Addres s Register This reg ister pr ovide s the second par t of [...]

Datasheet , Volume 2 201 Processo r Configuration Reg isters 2.12.19 LCAP—Link Capabilities Register This regist er ind icates DMI s pecifi c cap abilitie s. B/D/F/Typ e: 0/0/0/DMIBA R Address Offset: 84 –87h Reset Va lue: 0001_ 2C41h Access: RW-O, R O, RW-OV Size: 32 bits BIOS Op timal Default 0 0002h Bit A ttr Reset Value RST/ PWR Descriptio [...]

Proce ssor Config uration Registers 202 Datasheet , Volume 2 2.12.20 LCTL—Link Cont rol Register This regist er all ows control of PC I Exp ress l ink. B/D/F /T ype: 0 /0/0/DMIBAR Address Offset: 88 –89h Reset Va lue: 0000h Access: RW, RW -V Size: 16 bits BIOS Opti mal Default 0 00h Bit A ttr Reset Value RST/ PWR Descrip tion 15:10 RO 0h Rese r[...]

Datasheet , Volume 2 203 Processo r Configuration Reg isters 2.12.21 LSTS—DMI Lin k Status Register This regist er ind icates DMI s tatus . B/D/F/Typ e: 0/0/0/DMIBA R Address Offset: 8A–8 Bh Reset Va lue: 0001h Access: RO-V Size: 16 bits BIOS Op timal Default 0 0h Bit A ttr Reset Value RST/ PWR Descriptio n 15:12 R O 0 h Reserved 11 RO-V 0b Un [...]

Proce ssor Config uration Registers 204 Datasheet , Volume 2 2.12.22 LCTL2—Link Control 2 Regis ter B/D/F /T ype: 0 /0/0/DMIBAR Address Offset: 98 –99h Reset Va lue: 0002h Acces s: RW S, RWS-V Size: 16 bits BIOS Opti mal Default 0 h Bit A ttr Reset Value RST/ PWR Descrip tion 15:13 RO 0h Rese rved 12 R WS 0b Powerg ood Complia n ce De-emp hasis[...]

Datasheet , Volume 2 205 Processo r Configuration Reg isters 6 RWS 0 b Powerg ood Selec table De-emphasis (se lectabledee mphasis) When the Link is operating at 5 GT/s speed, this bit selects th e level of de -emphasis. Enco dings: 1 = -3.5 dB 0 = -6 dB When t he Lin k is operating a t 2 .5 GT/s speed, t he s etting of this bit has no effect. Compo[...]

Proce ssor Config uration Registers 206 Datasheet , Volume 2 2.12.23 LSTS2—Link Status 2 Register 2.12.24 AFE_BMUF0—AFE BMU Co nfiguration Function 0 Regis t er 2.12.25 AFE_BMUT0—AFE BMU Configuration Test 0 Reg ister B/D/F /T ype: 0 /0/0/DMIBAR Address Off set: 9A–9 Bh Reset Va lue: 0000h Access: RO-V Size: 16 bits BIOS Opti mal Default 0 [...]

Datasheet , Volume 2 207 Processo r Configuration Reg isters 2.13 MCHB AR Re gisters in Mem ory Cont roller – Cha nnel 0 T ab le 2-1 5 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. 2.13.1 TC_DBP_C0—Timing of DDR B in Parameters Register This re gist er defin es th e[...]

Proce ssor Config uration Registers 208 Datasheet , Volume 2 2.13.2 TC_RAP_C0—Tim ing of DDR Regular Access Parameters Register This regist er pr ovide s the re gular timing pa ra m eter s in D CLK cyc les. 2.13.3 SC_IO_LATENCY_C0—IO La tency Configuration Register This reg ister ide ntifi es the I/O l atency per rank , and I /O co mpen satio n[...]

Datasheet , Volume 2 209 Processo r Configuration Reg isters 2.13.4 TC_SRFTP_C0—Self-R efresh Timing Parameters Regist er This regist er pr ovides S elf-refres h timin g param eters . 2.13.5 PM_PDWN_config_C0—Power-down Co nfiguration Register This re gist er defin es the pow er-down (CKE -off ) ope r at ion – pow er-dow n mo de, idle time r [...]

Proce ssor Config uration Registers 210 Datasheet , Volume 2 2.13.6 ECCERRLOG0_C0—EC C Error Log 0 Register 2.13.7 ECCERRLOG1_C0—EC C Error Log 1 Register B/D/F /T ype: 0 /0/0/MCHBAR M C0 Address Offset: 40C8–40CBh Reset Va lue: 0000_ 0000h Access: ROS-V Size: 32 bits BIOS Opti mal Default 0 000h Bit A ttr Reset Value RST/ PWR Descrip tion 31[...]

Datasheet , Volume 2 211 Processo r Configuration Reg isters 2.13.8 TC_RFP_C0—Ref r e sh Parameters Register 2.13.9 TC_RFTP_C0—Re fresh Timing Parameters Register B/D/F/Typ e: 0/0/0/MCHB AR MC0 Address Offset: 42 94-4297h Default Value: 0 000_980Fh Access: RW-L Size: 32 bits BIOS Op timal Default: 0000h Bit A ttr Reset Value RST/ PWR Descriptio[...]

Proce ssor Config uration Registers 212 Datasheet , Volume 2 2.14 MCHBA R R egisters in M emory C ontrolle r – Cha nnel 1 T able 2- 16 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. 2.14.1 TC_DBP_ C1—Timing of DDR Bin Parameters Regis ter This reg ister defi nes[...]

Datasheet , Volume 2 213 Processo r Configuration Reg isters 2.14.2 TC_RAP_C1—Timing of DDR Regular Access Parameters Register This regist er pr ovides the regu lar t iming pa rameters in D CLK cy cles. 2.14.3 SC_IO_LATENCY_C1—IO Latency Configuration Regis ter This r egist er iden tifie s the I/O late ncy pe r rank, and I/O c omp ensa tion (gl[...]

Proce ssor Config uration Registers 214 Datasheet , Volume 2 2.14.4 TC_SRFTP_C1—Self - R efresh Timing Parameter s Reg is ter This regist er pr ovide s Se lf -r efresh tim ing parame ters. 2.14.5 PM_PDWN_Config_C1—Power-down C onfiguration Register This regist er defin es t he p ower-dow n (C KE-off ) operati on – p ower-do wn m ode, id le ti[...]

Datasheet , Volume 2 215 Processo r Configuration Reg isters 2.14.6 ECCERRLOG0_C1—ECC Error Log 0 Register 2.14.7 ECCERRLOG1_C1—ECC Error Log 1 Register B/D/F/Typ e: 0/0/0/MCHB AR MC1 Address Offset: 44 C8–44CBh Reset Va lue: 0000_ 0000h Access: ROS-V Size: 32 bits BIOS Op timal Default 0 000h Bit A ttr Reset Value RST/ PWR Descriptio n 31:29[...]

Proce ssor Config uration Registers 216 Datasheet , Volume 2 2.14.8 TC_RFP_C1—Refresh P arameters Register 2.14.9 TC_RFTP_C1—Ref r e sh Timing Parameters Regi ster B/D/F /T ype: 0 /0/0/MCHBAR M C1 Address Offset: 4694–4697h Default V alue: 0 000_980Fh Access: RW-L Size: 32 bits BIOS Opti m al Def ault: 0 000h Bit A ttr Reset Value RST/ PWR De[...]

Datasheet , Volume 2 217 Processo r Configuration Reg isters 2.15 MCHB AR Re gisters in Mem ory Cont roller – Inte grated M emory Periph eral Hub (IMP H) T ab le 2-1 7 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. 2.15.1 CRDTCTL3—Credit Con trol 3 Register This regi[...]

Proce ssor Config uration Registers 218 Datasheet , Volume 2 2.16 MCHBA R R egisters in M emory C ontrolle r – Comm on T able 2- 18 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. 2.16.1 MAD_CHNL—Address Deco der Channel Configurati on Register This re gister def[...]

Datasheet , Volume 2 219 Processo r Configuration Reg isters 2.16.2 MAD_DIMM_ch0—Address Decode Channel 0 Regis ter This re gist er defin es ch annel charact eristics —numbe r o f DIMM s, num ber of ranks, size, ECC , inter leave opti ons, and EC C opt ions . B/D/F/Typ e: 0/0/0/MCHB AR_MCMAIN Address Offset: 50 04–5007h Reset Va lue: 0060_ 00[...]

Proce ssor Config uration Registers 220 Datasheet , Volume 2 2.16.3 MAD_DIMM_ch1—Address Decode Channel 1 Regis t er This regist er defi nes ch annel cha r ac teri stics—nu mber of DI MMs, n umber of ranks, size , ECC , interleav e opti ons, and EC C opt ions . B/D/F /T ype: 0 /0/0/MCHBAR_ MCMAIN Address Offset: 5008–500Bh Reset Va lue: 0060_[...]

Datasheet , Volume 2 221 Processo r Configuration Reg isters 2.16.4 PM_SREF_config—Self Re fresh Configuration Register This self refre s h mode c ontro l re gister de fines if an d whe n DD R can go into S R. B/D/F/Typ e: 0/0/0/MCHB AR_MCMAIN Address Offset: 50 60–5063h Reset Va lue: 0001_ 00FFh Access: RW-L Size: 32 bits BIOS Op timal Default[...]

Proce ssor Config uration Registers 222 Datasheet , Volume 2 2.17 Memor y Co ntroller M MIO R egiste rs Broa dcast Grou p T able 2- 19 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. 2.17.1 PM_PDWN_Config—P ower-down Configuration Register This regist er defin es t[...]

Datasheet , Volume 2 223 Processo r Configuration Reg isters 2.17.2 ECCERRLOG0—ECC Error Log 0 Register 2.17.3 ECCERRLOG1—ECC Error Log 1 Register B/D/F/Typ e: 0/0/0/MCHB AR_MCBCAST Address Offset: 4CC8 –4CCBh Reset Va lue: 0000_ 0000h Access: ROS-V Size: 32 bits BIOS Op timal Default 0 000h Bit A ttr Reset Value RST/ PWR Descriptio n 31:29 R[...]

Proce ssor Config uration Registers 224 Datasheet , Volume 2 2.17.4 PM_CMD_PWR—Power Mana g e ment Command Powe r Register This regist er defi nes the power contri bution of e ach comm and - ACT+P RE, CAS-r ead and CAS w rite. A ssum ption is tha t the ACT is al ways follo wed by a PRE (altho ugh not imme dia tely), a nd RE F co mman ds are issue[...]

Datasheet , Volume 2 225 Processo r Configuration Reg isters 2.18 Int egrate d Graph ics VT- d Rem apping E ngin e Regist ers T ab le 2-2 0 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. Ta ble 2-2 0. In tegra ted Graphics VT-d Rem appi ng Engin e Re gist er A ddress Map[...]

Proce ssor Config uration Registers 226 Datasheet , Volume 2 2.18.1 VER_REG—Version Re g i ster This regis ter reports the arch itecture version su pport ed. Backwar d c ompa tibil ity for t he arch itectur e is m aintai ned w ith n ew revis ion number s, allow ing s oftware to load rem apping har dware d rivers w ritt en for prior a rchitec ture[...]

Datasheet , Volume 2 227 Processo r Configuration Reg isters 2.18.2 CAP_REG—Capability Regist er This regist er re ports ge neral rem app ing ha rdware c apabi lities. B/D/F/Typ e: 0/0/0/GFXVTB AR Addres s Offset: 8– F h Reset Va lue: 00C0 _0000_20E6_0262h Access: RO Size: 64 bits BIOS Op timal Default 0 00h Bit A ttr Reset Value RST/ PWR Descr[...]

Proce ssor Config uration Registers 228 Datasheet , Volume 2 23 R O 1 b Un co re Isochrony ( ISOCH) 0 = R e mapping hardw ar e u nit has no criti cal isochronous requeste rs in its scope. 1 = R e mapping hardware unit has one or more cr i tica l i sochronous requeste rs in its scope. T o ensure iso chronous performan ce, software mus t ensure inval[...]

Datasheet , Volume 2 229 Processo r Configuration Reg isters 7 RO 0 b Un core Caching Mode (CM) 0 = Not-present and err oneous entries are not cached in a ny of the rem apping caches. In v a lidations are not required for modific ations to individual not present or invalid entr ies. However , any modificati ons that result in de creasing the effect[...]

Proce ssor Config uration Registers 230 Datasheet , Volume 2 2.18.3 ECAP_REG—Extended Capab ility Register This regist er r eports re ma pping hardw are extende d cap abilit ies. B/D/F /T ype: 0 /0/0/GFXVTBAR Address Offset: 10 –17h Reset V alue: 0000_ 0000_00F0_101A h Access: RO, RO -V Size: 64 bits BIOS Opti mal Default 000000000 00h Bit A tt[...]

Datasheet , Volume 2 231 Processo r Configuration Reg isters 1 RO-V 1b Uncore Queued In validation Sup port (QI) 0 = Hardware does Not support queued inv a lidations . 1 = Hardware suppo rts queued invalidations. 0 RO 0 b Un core Coheren cy (C) This fiel d indicates if hardwar e access to th e root, context, pag e- table an d interrupt-remap st ruc[...]

Proce ssor Config uration Registers 232 Datasheet , Volume 2 2.18.4 GCMD_REG—Global Co m m and Register This regist er co ntrols remapp ing h ardwa re. I f mul tiple contr ol fields in t his regi ster nee d to be m o dified, s oftware mu st seria lize th e mo difica tions t hrough multipl e wr ites to t his re gister . B/D/F /T ype: 0 /0/0/GFXVTB[...]

Datasheet , Volume 2 233 Processo r Configuration Reg isters 29 R O 0 b Un core Set Fault Log (SFL) This field is va lid on ly for implementa tions supportin g adv a nced fault logging. Software s ets this field to request hardware to se t/update the fault-log pointe r used by har dw a re. The fault-log pointer is specifie d through Advanced Fault [...]

Proce ssor Config uration Registers 234 Datasheet , Volume 2 25 W O 0 b Un core Interrupt Rema pping Ena ble (IRE) This fiel d is va lid only for implementa tions supporting interrupt remapping . 0 = Disable interrupt-remappin g hardware 1 = Enable interru pt-r emap ping hardware Hardware repor ts the status o f the i nterrupt rema pping enable ope[...]

Datasheet , Volume 2 235 Processo r Configuration Reg isters 2.18.5 GSTS_REG—Global S t a tus Register This regist er re ports ge neral rem ap ping ha rdware s tatu s. B/D/F/Typ e: 0/0/0/GFXVTB AR Addres s Offset: 1C– 1Fh Reset Va lue: 0000_ 0000h Access: RO, RO -V Size: 32 bits BIOS Op timal Default 0 00000h Bit A ttr Reset Value RST/ PWR Desc[...]

Proce ssor Config uration Registers 236 Datasheet , Volume 2 2.18.6 RTADDR_REG—Root-Entry Table Address Register This reg ister pr ovide s the b ase a ddress of ro ot - entry table . 23 RO-V 0b Un core Compatibilit y Format Inte rrupt Status ( CFIS) This field in dicates the status of Compatibil ity format int errupts on Intel 64 im plementation [...]

Datasheet , Volume 2 237 Processo r Configuration Reg isters 2.18.7 CCMD_REG—Conte xt Command Register This regist er man ages cont ext cac he. T he ac t of w riting the u pper mo st byte of t he CCM D_R EG with the IC C fie ld set c ause s the h ardwa re to pe rfo rm the conte xt-cac he invalidat ion. B/D/F/Typ e: 0/0/0/GFXVTB AR Address Offset:[...]

Proce ssor Config uration Registers 238 Datasheet , Volume 2 60:59 R O-V 1h U ncore Conte xt Actual Invalid ation Granularity (CA IG) Hardware repor ts the granularity a t which an invalidation reques t was processed t hrough the CAIG f ield at th e time of reportin g invalidation complet ion (by clearing the ICC field). The follo w ing a re the en[...]

Datasheet , Volume 2 239 Processo r Configuration Reg isters 2.18.8 FSTS_REG—Fault Status Register This regist er ind icates the var ious e rror sta tus. B/D/F/Typ e: 0/0/0/GFXVTB AR Address Offset: 34 –37h Reset Va lue: 0000_ 0000h Access: RO, RO S-V, RW1CS Size: 32 bits BIOS Op timal Default 0 0000h Bit A ttr Reset Value RST/ PWR Descriptio n[...]

Proce ssor Config uration Registers 240 Datasheet , Volume 2 1 ROS - V 0 b Powerg ood Primary P ending Fault (P PF) This bit indicates if ther e are one or mo re pending fa ult s log ged in the faul t recording regis ters. Hardware compu tes this bit as t he logical OR of F au lt (F) fields ac ross all the fault recording register s of this remappi[...]

Datasheet , Volume 2 241 Processo r Configuration Reg isters 2.18.9 FECTL_REG—Faul t Event Control Register This regist er spe cifies the fa ult event in terrup t messa ge co ntrol b its. B/D/F/Typ e: 0/0/0/GFXVTB AR Address Offset: 38 –3Bh Reset Va lue: 8000_ 0000h Access: RW, RO -V Size: 32 bits BIOS Op timal Default 0 0000000h Bit A ttr Rese[...]

Proce ssor Config uration Registers 242 Datasheet , Volume 2 2.18.10 FEDATA_REG—Fa ult Event Data Register This regist er spe cifies the in terru pt m essag e data. 2.18.11 FEADDR_REG—Fau lt Event Address Register This regist er spe cifies the in terru pt m essag e addre ss. 2.18.12 FEUADDR_REG—Fault Even t Upper Address Register This regist [...]

Datasheet , Volume 2 243 Processo r Configuration Reg isters 2.18.13 AFLOG_REG—Adva nced Fault Log Regi ster This regist er spe cifies the ba se ad dres s of th e me mory-res iden t fault-log re gion . Th is reg ister is treat ed as RsvdZ for imp lem entatio ns no t supp orting advanc ed tran slation faul t loggi ng (AF L field repo rted as 0 i n[...]

Proce ssor Config uration Registers 244 Datasheet , Volume 2 2.18.14 PMEN_REG —Protected Memory Enable Regis te r This regist er ena bles th e DM A -p rotec ted me mory r egio ns set up thro ugh the PLM BASE, PLML IMT , PHM BAS E, PH MLIM IT regi sters . This re gist er is a lways tre ated as RO for imple ment ation s not su ppo rting pr otecte d[...]

Datasheet , Volume 2 245 Processo r Configuration Reg isters 2.18.15 PLMBASE_REG—Pr otected Low-Memory Base Re gister This re gist er set s up t he ba se ad dress o f DMA-pr otected low-me mory regio n be low 4 GB. This r egister mu st be s et up b efor e ena bling pr otec ted m emory thro ugh PME N_REG, and must n ot be upda ted w hen pr otected[...]

Proce ssor Config uration Registers 246 Datasheet , Volume 2 2.18.16 PLMLIMIT _REG—Protected Low-Memory Limit Register This regist er set s up t he l imit add res s o f DMA-pro tect ed lo w-memo ry reg ion belo w 4 GB . Thi s regis ter mu st be s et u p befo re en abling p rotec ted memo ry thro ugh PME N_RE G, an d mus t not be upda ted when pr [...]

Datasheet , Volume 2 247 Processo r Configuration Reg isters 2.18.17 PHMBASE_REG—Pr otected High-Memory Base Register This regist er set s up t he ba se ad dress of D MA-protec ted h igh-m emory reg ion. Th is reg ister mu st b e set u p befo re e nabling prot ected m emor y throu gh PME N_R EG, and mus t not be upda ted when protec ted me mory r[...]

Proce ssor Config uration Registers 248 Datasheet , Volume 2 2.18.18 PHMLIMIT_REG —Protected High-Memory Limit Register This regist er set s up t he l imit add res s o f DMA-pro tect ed hi gh-mem ory r egio n. This reg ister mu st b e set u p befo re e nabling prote cted memo ry thr ough P MEN_ REG, a nd mus t not be upda ted w hen protec ted m e[...]

Datasheet , Volume 2 249 Processo r Configuration Reg isters 2.18.19 IQH_REG—In validation Queue Head Register This regi ster indic ates the inval idation que ue head. This r egis ter is treate d a s Rsvd Z b y imple ment ation s repo rting Qu eued Invalida tio n (QI) a s no t sup porte d in th e Exten ded Capab ility re gist er . 2.18.20 IQT_REG[...]

Proce ssor Config uration Registers 250 Datasheet , Volume 2 2.18.21 IQA_REG—Invalida tion Queue Addres s Register This reg ister co nfigures the base addre ss an d size o f the i nvalida tion que ue. Th is reg ister is treated as R svdZ by im plem entat ions re porti ng Queu ed I nvalidation (QI ) as not s uppor ted in the Extend ed C apabi lity[...]

Datasheet , Volume 2 251 Processo r Configuration Reg isters 2.18.23 IE CTL_REG—Invalidation Event Contro l Register This regist er spe cifies the in validatio n even t inter rupt co ntrol b its. Th is reg ister is trea ted a s Rsvd Z by im ple mentatio ns re port ing Que ued I nvalidat ion (QI) as n ot sup ported in the E xten ded Ca pabili ty r[...]

Proce ssor Config uration Registers 252 Datasheet , Volume 2 2.18.24 IEDATA_REG—Inv alidat ion Event Data Register This regist er spe cifies the I nvalidation Even t inte rrupt message da ta. Th is regi ster i s trea ted a s RsvdZ by im plem entat ions re porti ng Que ued I nvalidation (QI) as n ot sup ported i n th e Exten ded Ca pa bility regi [...]

Datasheet , Volume 2 253 Processo r Configuration Reg isters 2.18.26 IRTA_REG —Interrupt Remapping Table Address Regist er This regist er pr ovide s the b ase a ddress of Inter rupt r ema pping table. This regist er is trea ted a s Rsvd Z by im ple mentatio ns report ing In terrup t Remap ping (IR ) as not sup ported in the E xten ded Ca pabili t[...]

Proce ssor Config uration Registers 254 Datasheet , Volume 2 2.18.27 IVA_REG—I nvalidate Address Register This regist er pr ovides t he DM A add ress w hose corres pond ing IOTL B entry needs to be invalidat ed throu gh t he cor respo nding IOTLB Invalidate regi ster . T his re gister is a write only register . B/D/F /T ype: 0 /0/0/GFXVTBAR Addre[...]

Datasheet , Volume 2 255 Processo r Configuration Reg isters 2.18.28 IOTLB_REG—IO TLB Invalidate Register This regis ter inva lida tes the IOTLB. The act of writing the upper byt e of the IOTLB_R EG wit h IVT b it se t causes t he ha rdwar e to pe rform the I O TLB invalidat ion. B/D/F/Typ e: 0/0/0/GFXVTB AR Address Offset: 10 8–10Fh Reset Va l[...]

Proce ssor Config uration Registers 256 Datasheet , Volume 2 58:57 R O-V 1h U ncore IOTLB Actu al Invalidation G ranularity (IAIG ) Hardware repor ts the granularity a t which an invalidation reques t was processed t hrough this field when report ing inv a lidation completio n (by clearing the IVT field). The follo w ing a re the encodin gs for thi[...]

Datasheet , Volume 2 257 Processo r Configuration Reg isters 2.18.29 FRCDL_ REG—Fault Recording Low Regis ter This regist er re cords fau lt info rmat ion w hen p rimar y fau lt logging is ac tive. Ha rdwar e rep orts t he num ber and loc ation o f faul t rec ordin g regist ers th rough t he Ca pabili ty reg ister . This regi ster is releva nt on[...]

Proce ssor Config uration Registers 258 Datasheet , Volume 2 2.18.30 FRCDH_REG—Faul t Recording High Register This regist er r ecords fa ult informat ion w hen primary fault loggin g is a ctive. H ardw are rep orts the numb er an d loc ation of fault re cordi ng r egister s throu gh t he Ca pabi lity reg ister . This reg ister is re levant only f[...]

Datasheet , Volume 2 259 Processo r Configuration Reg isters 2.18.31 VTPOLICY—DMA Remap E ngine Policy Control Register This regist er co ntain s all the polic y bi ts re lated t o th e DMA re map engi ne. B/D/F/Typ e: 0/0/0/GFXVTB AR Address Of fset: FF0–FF3 h Reset Va lue: 0000_ 0000h Access: RO, RO -KFW, RW-KL, RW-L Size: 32 bits BIOS Op tim[...]

Proce ssor Config uration Registers 260 Datasheet , Volume 2 2.19 PCU MCHB AR Regis ters T able 2- 21 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. Tab le 2-21 . PCU MCH BAR Reg ister A ddre ss M a p Registe r Start Register Symbol Re gister Name Reset Value Acces [...]

Datasheet , Volume 2 261 Processo r Configuration Reg isters 2.19.1 MEM_TRML_ESTIM A TION_CONFIG—M emory Thermal Estimation Co nfiguration Register This regist er co ntains c onfig uration rega rdi ng VTS t emper ature es tima tion calc ulation s that are do ne b y PCOD E. F o r the B W es timat ion mo de, th e foll owing formu la is us ed: VTS t[...]

Proce ssor Config uration Registers 262 Datasheet , Volume 2 2.19.2 MEM_TRML_THRESHOLDS_ CONFIG—Memory Thermal Thresholds Configuration Reg i ster This reg ister des cribes th e thres hold s for th e mem ory therm al m anageme nt in t he M C. • The warm thres hold defi nes w hen sel f-refresh is at do uble rate. T hrottli ng ca n also be ap pli[...]

Datasheet , Volume 2 263 Processo r Configuration Reg isters 2.19.3 MEM_TRML_STATUS_RE PORT—Memory Thermal Stat us Report Register This regist er re ports the th ermal s tatu s of DRA M. B/D/F/Typ e: 0/0/0/MCHB AR PCU Address Offset: 58 A0–58A3h Reset Va lue: 0000_ 0000h Access: RO-V Size: 32 bits BIOS Op timal Default 0 0h Bit A ttr Reset Valu[...]

Proce ssor Config uration Registers 264 Datasheet , Volume 2 2.19.4 MEM_TRML_TEMPER A TURE_REPORT—Me mory Thermal Temperature Repo rt Register This reg ister is used to repo rt t he esti mate d therm al st atus of the memo ry . Th e Chan nel VT S estim ated maxim um t emperat ure f ield is used t o rep ort th e est imated maxim um t empe rature o[...]

Datasheet , Volume 2 265 Processo r Configuration Reg isters 2.19.6 GT_PERF_STATUS—GT P erformance Status Register P-st ate en coding for th e Se condary Power P lane' s curr ent PLL frequ ency and the curre nt V ID. 2.19.7 RP_STATE_CAP—RP State Capability Register This regist er co ntains t he m aximu m bas e freq uency capab ility for th[...]

Proce ssor Config uration Registers 266 Datasheet , Volume 2 2.19.8 SSKPD—Sticky Scratchpad Data Register This reg ister ho lds 64 writab le bits wi th no functio nality b ehin d them . It is for th e conven ience of BIO S an d graphics driv ers. B/D/F /T ype: 0 /0/0/MCHBAR PCU Address Offset: 5D10–5D17h Reset V alue: 0000_ 0000_0000_0 000h Acc[...]

Datasheet , Volume 2 267 Processo r Configuration Reg isters 13:8 RWS 000000b Powerg ood Self Ref resh Latency Ti m e (WM 1) Number of microsecond s to access mem ory if memory is in Self R efr esh (0.5 us granularit y). 00h = 0 us 01h = 0.5 us 02h = 1 us ... 3Fh = 3 1.5 us NOTE : The value in this field correspo nds to the mem or y latency request[...]

Proce ssor Config uration Registers 268 Datasheet , Volume 2 2.20 PXP EPBAR Regist ers T able 2- 22 lists the regi sters arrange d b y addr ess o f fse t. Registe r bi t descri ptio ns a re in the s ection s fol lowing the t able. 2.20.1 EPVC0RCTL—EP VC 0 Resource Control Register This regist er co ntrols the res ourc es as sociated w ith Eg ress[...]

Datasheet , Volume 2 269 Processo r Configuration Reg isters 2.21 Def ault PEG/ DMI V T-d R emappin g Eng ine Regis ters T ab le 2-2 3 l ists the reg isters arranged by addre ss offs et. Register bit de scriptio ns a re in the se ction s fol lowing the ta ble. Tab le 2-23 . De fault PEG/ DM I V T-d Remapp ing Engi ne Reg ister Ad dress Map (Sh eet [...]

Proce ssor Config uration Registers 270 Datasheet , Volume 2 2.21.1 VER_REG—Version Re g i ster This regis ter reports the arch itecture version su pport ed. Backwar d c ompa tibil ity for t he arch itectur e is m aintai ned w ith n ew revis ion number s, allow ing s oftware to load rem apping har dware d rivers w ritt en for prior a rchitec ture[...]

Datasheet , Volume 2 271 Processo r Configuration Reg isters 2.21.2 CAP_REG—Capability Regist er This regist er re ports ge neral rem app ing ha rdware c apabi lities. B/D/F/Typ e: 0/0/0/VC0P REMAP Addres s Offset: 8– F h Reset Va lue: 00C9 _0080_2066_02 62h Access: RO Size: 64 bits BIOS Op timal Default 0 00h Bit Attr Reset Value RST/ PWR Desc[...]

Proce ssor Config uration Registers 272 Datasheet , Volume 2 23 RO 0b Uncore Isochrony ( ISOCH) 0 = Remapping hardware unit has no critical isochronous requeste rs in its scope. 1 = Remapping hardware unit has one or more cr itical isochro nous requesters i n it s scope. T o guaran te e iso chronous perform ance, software must ensu re inv a lidatio[...]

Datasheet , Volume 2 273 Processo r Configuration Reg isters 7 R O 0b Uncore Caching Mode (CM) 0 = Not-p rese nt and erroneo us entries are Not cached in any of the rem apping caches. Invalidatio ns are not requir ed for modifi cations to individual not presen t or invalid entries. However , any modifica tions that result in decreasing the effectiv[...]

Proce ssor Config uration Registers 274 Datasheet , Volume 2 2.21.3 ECAP_REG—Extended Capab ility Register This regist er r eports re ma pping hardw are extende d cap abilit ies. B/D/F /T ype: 0 /0/0/VC0PREMA P Address Offset: 10 –17h Reset V alue: 0000_ 0000_00F0_10D Ah Access: RO-V, RO Size: 64 bits BIOS Opti mal Default 000_0000_ 0000h Bit A[...]

Datasheet , Volume 2 275 Processo r Configuration Reg isters 2.21.4 GCMD_REG—Global Co m m and Register This regist er co ntrols remapp ing h ardwa re. If m ultip le cont rol fi elds in t his regi ster need to be mo dified , soft ware mu st seri alize the modifica tions throu gh mult iple write s to th is reg ister . 1 RO-V 1b Uncore Queued In va[...]

Proce ssor Config uration Registers 276 Datasheet , Volume 2 30 W O 0 b Un core Set Root Tab le Pointer (SRTP ) Software sets this field to set/update the root - entry table p ointer used by hardware. Th e root-entry table po in ter is specified through the Root-entry T able Address (RT A_R EG) register . Hardware repor ts the statu s of the "[...]

Datasheet , Volume 2 277 Processo r Configuration Reg isters 27 R O 0 b Un core Write Bu ffer Flush (WBF) This bit is va lid on ly for implementa tions requiring write buffer flushing. Software s ets this field to request that hardware flush the Root- Compl ex in t ernal write buffers. This is done to ensure any updates to the me mory-resident r em[...]

Proce ssor Config uration Registers 278 Datasheet , Volume 2 24 W O 0 b Un core Set Interrup t Remap Table Pointer ( SIRTP) This fiel d is va lid only for implementa tions supporting interrupt- remapping . Software sets this f ield t o se t/update t he inte rrupt rema pping t a ble pointer used b y h ardware. The in terrupt remapping t able pointer[...]

Datasheet , Volume 2 279 Processo r Configuration Reg isters 2.21.5 GSTS_REG—Global S t a tus Register This regist er re ports ge neral rem ap ping ha rdware s tatu s. B/D/F/Typ e: 0/0/0/VC0P REMAP Addres s Offset: 1C– 1Fh Reset Va lue: 0000_ 0000h Access: RO, RO -V Size: 32 bits BIOS Op timal Default 0 0_0000h Bit A ttr Reset Value RST/ PWR De[...]

Proce ssor Config uration Registers 280 Datasheet , Volume 2 2.21.6 RTADDR_REG—Root-Entry Table Address Register This reg ister pr ovide s the b ase a ddress of ro ot - entry table . 23 RO-V 0b Un core Compatibilit y Format Inte rrupt Status ( CFIS) This field in dicates the status of Compatibil ity format int errupts on Intel 64 im plementation [...]

Datasheet , Volume 2 281 Processo r Configuration Reg isters 2.21.7 CCMD_REG—Conte xt Command Register This regist er man ages cont ext cac he. T he ac t of w riting the u pper mo st byte of t he CCM D_R EG with the IC C fie ld set c ause s the h ardwa re to pe rfo rm the conte xt-cac he invalidat ion. B/D/F/Typ e: 0/0/0/VC0P REMAP Address Offset[...]

Proce ssor Config uration Registers 282 Datasheet , Volume 2 60:59 R O-V 0h U ncore Conte xt Actual Invalid ation Granularity (CA IG) Hardware repor ts the granularity a t which an invalidation reques t was processed t hrough the CAIG f ield at th e time of reportin g invalidation complet ion (by clearing the ICC field). The follo w ing a re the en[...]

Datasheet , Volume 2 283 Processo r Configuration Reg isters 2.21.8 FSTS_REG—Fault Status Register This regist er ind icates the var ious e rror sta tus. B/D/F/Typ e: 0/0/0/VC0P REMAP Address Offset: 34 –37h Reset Va lue: 0000_ 0000h Access: RW1C S, ROS-V, RO Size: 32 bits BIOS Op timal Default 0 _0000h Bit A ttr Reset Value RST/ PWR Descriptio[...]

Proce ssor Config uration Registers 284 Datasheet , Volume 2 1 ROS - V 0 b Powerg ood Primary P ending Fault (P PF) This field indicates if ther e are one or more pending faults logged in the f ault recording regist ers. Hardware co mput es this field as the logic al OR of F a ult (F) fields a cross all the fa ult recording registers of this remapp[...]

Datasheet , Volume 2 285 Processo r Configuration Reg isters 2.21.9 FECTL_REG—Faul t Event Control Register This regist er spe cifies the fa ult event in terrup t messa ge co ntrol b its. B/D/F/Typ e: 0/0/0/VC0P REMAP Address Offset: 38 -3Bh Reset Va lue: 8000_ 0000h Access: RW, RO -V Size: 32 bits BIOS Op timal Default 0 000_0000h Bit A ttr Rese[...]

Proce ssor Config uration Registers 286 Datasheet , Volume 2 2.21.10 FEDATA_REG—Fa ult Event Data Register This regist er spe cifies the in terru pt m essag e data. 2.21.11 FEADDR_REG—Fau lt Event Address Register Registe r speci fying the interrupt m es sage addres s. 2.21.12 FEUADDR_REG—Fault Even t Upper Address Register This regist er spe[...]

Datasheet , Volume 2 287 Processo r Configuration Reg isters 2.21.13 AFLOG_REG—Adva nced Fault Log Regi ster This regist er spe cifies the ba se ad dres s of th e me mory-res iden t fault-log re gion . Th is reg ister is treat ed as RsvdZ for imp lem entatio ns no t supp orting advanc ed tran slation faul t loggi ng (AF L field repo rted as 0 i n[...]

Proce ssor Config uration Registers 288 Datasheet , Volume 2 2.21.14 PMEN_REG —Protected Memory Enable Regis te r This regist er ena bles th e DM A -p rotec ted me mory r egio ns set up thro ugh the PLM BASE, PLML IMT , PHM BAS E, PH MLIM IT regi sters . This re gist er is a lways tre ated as RO for imple ment ation s not su ppo rting pr otecte d[...]

Datasheet , Volume 2 289 Processo r Configuration Reg isters 2.21.15 PLMBASE_REG—Pr otected Low-Memory Base Re gister This re gist er set s up t he ba se ad dress o f DMA-pr otected low-me mory regio n be low 4 GB. This r egister mu st be s et up b efor e ena bling pr otec ted m emory thro ugh PME N_REG, and must n ot be upda ted w hen pr otected[...]

Proce ssor Config uration Registers 290 Datasheet , Volume 2 2.21.16 PLMLIMIT _REG—Protected Low-Memory Limit Register This regist er set s up t he l imit add res s o f DMA-pro tect ed lo w-memo ry reg ion belo w 4 GB . Thi s regis ter mu st be s et u p befo re en abling p rotec ted memo ry thro ugh PME N_RE G, an d mus t not be upda ted when pr [...]

Datasheet , Volume 2 291 Processo r Configuration Reg isters 2.21.17 PHMBASE_REG—Pr otected High-Memory Base Register This regist er set s up t he ba se ad dress of D MA-protec ted h igh-m emory reg ion. Th is reg ister mu st b e set u p befo re e nabling prot ected m emor y throu gh PME N_R EG, and mus t not be upda ted when protec ted me mory r[...]

Proce ssor Config uration Registers 292 Datasheet , Volume 2 2.21.18 PHMLIMIT_REG —Protected High-Memory Limit Register This regist er set s up t he l imit add res s o f DMA-pro tect ed hi gh-mem ory r egio n. This reg ister mu st b e set u p befo re e nabling prote cted memo ry thr ough P MEN_ REG, a nd mus t not be upda ted w hen protec ted m e[...]

Datasheet , Volume 2 293 Processo r Configuration Reg isters 2.21.19 IQH_REG—In validation Queue Head Register Register indic ating th e invali dation qu eue head . Th is regis ter is treate d as Rs vd Z by imple ment ation s repo rting Qu eued Invalida tio n (QI) a s no t sup porte d in th e Exten ded Capab ility re gist er . 2.21.20 EG—Invali[...]

Proce ssor Config uration Registers 294 Datasheet , Volume 2 2.21.21 IQA_REG—Invalida tion Queue Addres s Register This reg ister co nfigures the base addre ss an d size o f the i nvalida tion que ue. Th is reg ister is treated as R svdZ by im plem entat ions re porti ng Queu ed I nvalidation (QI ) as not s uppor ted in the Extend ed C apabi lity[...]

Datasheet , Volume 2 295 Processo r Configuration Reg isters 2.21.23 IE CTL_REG—Invalidation Event Contro l Register This regist er spe cifies the in validatio n even t inter rupt co ntrol b its. Th is reg ister is trea ted a s Rsvd Z by im ple mentatio ns re port ing Que ued I nvalidat ion (QI) as n ot sup ported in the E xten ded Ca pabili ty r[...]

Proce ssor Config uration Registers 296 Datasheet , Volume 2 2.21.24 IEDATA_REG—Inv alidat ion Event Data Register This regist er spe cifies the I nvalidation Even t inte rrupt message da ta. Th is regi ster i s trea ted a s RsvdZ by im plem entat ions re porti ng Que ued I nvalidation (QI) as n ot sup ported i n th e Exten ded Ca pa bility regi [...]

Datasheet , Volume 2 297 Processo r Configuration Reg isters 2.21.26 IEUADDR_REG—In validation Event Upper Address Register This re gist er spe cifies the I nv a lidat ion E vent interrup t mess age upper a ddr ess. 2.21.27 IRTA_REG —Interrupt Remapping Table Address Regist er This regist er pr ovide s the b ase a ddress of Inter rupt r ema ppi[...]

Proce ssor Config uration Registers 298 Datasheet , Volume 2 2.21.28 IVA_REG—I nvalidate Address Register This regist er pr ovides t he DM A add ress w hose corres pond ing IOTL B entry needs to be invalidat ed throu gh t he cor respo nding IOTLB Invalidate regi ster . T his re gister is a write only register . B/D/F /T ype: 0 /0/0/VC0PREMA P Add[...]

Datasheet , Volume 2 299 Processo r Configuration Reg isters 2.21.29 IOTLB_REG—IO TLB Invalidate Register Register to invalid ate IOTL B. The a ct of w ritin g the u pper b yte o f th e IOTLB_R EG w ith IVT field S et cau ses the ha rdware t o pe rform t he IOTLB invalidatio n. B/D/F/Typ e: 0/0/0/VC0P REMAP Address Offset: 10 8–10Fh Reset Va lu[...]

Proce ssor Config uration Registers 300 Datasheet , Volume 2 § § 58:57 R O-V 0h U ncore IOTLB Actu al Invalidation G ranularity (IAIG ) Hardware repor ts the granularity a t which an invalidation reques t was processed t hrough this field when report ing inv a lidation completio n (by clearing the IVT field). The follo w ing a re the encodin gs f[...]