SMSC LAN9312 manual

SMSC LAN9312 DA T ASHEET Revision 1.4 (08-19-08) Datasheet PRODUCT FEA TURES LAN9312 High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Highlight s  High performance and full featu red 2 port switch with VLAN, QoS packet prio ritizati on, Rate Limit ing, IGMP Snooping and manage ment functions  Easily [...]

ORDER NUMBERS: LAN9312-NU FOR 128-PIN, VTQFP LEAD-FRE E ROHS COMPLIANT P ACKAGE (0 TO 70 ° C TEMP RANGE) LAN9312-NZW FOR 128-PIN, XVTQFP LEAD-FREE ROHS CO MPLIANT P ACKAGE (0 TO 70 ° C TEMP RANGE) High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 2 SMSC LAN9312 DA T ASHEE[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 3 Revision 1.4 (08-19-08) DA T ASHEET T able of Content s Chapter 1 Preface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 1.1 General Terms . . . . . . . . . .[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 4 SMSC LAN9312 DA T ASHEET 5.2.7 General Purpose Timer Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 5.2.8 Software Interrupt . . . . . . . . . . . . . . . . .[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 5 Revision 1.4 (08-19-08) DA T ASHEET 7.2.1.6 100M Phase Lock Loop (PLL) ...................... ................ ................ .. ................ ................ .. .... ................ ............. ............. ............. [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 6 SMSC LAN9312 DA T ASHEET 9.2 Flow Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 9.2.1 Full-Duplex Flow Control . . . . . . . .[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 7 Revision 1.4 (08-19-08) DA T ASHEET 10.2.4.3.1 Host MA C Address Rel oad ........... ................ ................ ................ ................... ................ ....... . 151 10.2.4.4 Soft-Str aps . ............. .......[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 8 SMSC LAN9312 DA T ASHEET 14.2.4.1 EEPROM Command Register (E2P_CMD) .......................... .................... . .................... . .................. ......... ............. ............. ............. ..........[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 9 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2 Port 1 & 2 PHY Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 285 14.4.2.1 Port x PH Y Basic Con trol Register (PH[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 10 SMSC LAN9312 DA T ASHEET 14.5.3.15 Switch Engine DIFF SERV Table Command Status Register (S WE_DIFFSERV _TBL_CMD_STS ) .............. ............. ............ .... ............. .... 382 14.5.3.16 Switch Engine Global I[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 1 Revision 1.4 (08-19-08) DA T ASHEET 15.6 Clock Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 453 Chapter 16 Package Outlines . . . . . . .[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 12 SMSC LAN9312 DA T ASHEET List of Figures Figure 2.1 Internal LAN9312 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 2.2 System Block Diagram . . . . . .[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 13 Revision 1.4 (08-19-08) DA T ASHEET Figure 14.1 LAN93 12 Base Register Memory Ma p. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166 Figure 15.1 Output Equivalent Test Load . . . . . . . . . . . .[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 14 SMSC LAN9312 DA T ASHEET List of T ables Table 1.1 Buffer Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Table 1.2 Register Bit Ty pes [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 15 Revision 1.4 (08-19-08) DA T ASHEET Table 14.3 Switch Fabric CS R to SWITCH_CSR_DIRECT_D ATA Address Range Map . . . . . . . . . . . . 240 Table 14.4 Virtual PHY MII Serially Adressable Register Index . . . . . . . . . . . . . . . [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 16 SMSC LAN9312 DA T ASHEET Chapter 1 Preface 1.1 General T erms 100BT 100BASE-T (100Mbps Fast Ethernet, IEEE 802.3u) ADC Analog-to-Digital Converter ALR Address Logic Resolution BL W Baseline W ander BM Buffer Manager - Par[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 17 Revision 1.4 (08-19-08) DA T ASHEET MII Media Independent Interface MIIM Media Independent Interface Mana gement MIL MAC Interface Layer MLD Multicast Listening Discovery ML T -3 Multi-Level T ransmissi on Encoding (3-Levels). A tr[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 18 SMSC LAN9312 DA T ASHEET 1.2 Buffer T ypes T able 1.1 describes the pin buffer type notation used in Chapter 3, "Pin Description and Configu ration," on page 2 6 and throughout this document. Ta b l e 1 . 1 B u [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 19 Revision 1.4 (08-19-08) DA T ASHEET 1.3 Register Nomenclature T able 1.2 describes the register bit attribute notation used throughout this document. Many of these register bit notations can be co mbined. Some ex amples of this are[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 20 SMSC LAN9312 DA T ASHEET Chapter 2 Introduction 2.1 General Description The LAN9312 is a full featured, 2 port 10/100 managed Ethernet switch designe d for embedded applications where performance, flex ibility , ease of i[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interfac e Datasheet Revision 1.4 (08-19-08) 21 SMSC LAN9312 DA T ASHEET 2.2 Block Diagram Figure 2.1 Internal LAN9312 Block Diag ram To optional EEPROM EEPROM Controller I 2 C (master) Microwire (master) EEPROM Loader Register Access MUX System Regis ters (CSRs) I 2 [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 22 SMSC LAN9312 DA T ASHEET 2.2.1 System Clocks/R eset/PME Controller A clock module con t ained within the LAN9312 generate s all the system clocks required by the device. This module interfaces directly wit h the external [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 23 Revision 1.4 (08-19-08) DA T ASHEET  Software (general purpose) A dedicated programmabl e IRQ interrupt output pin is provided for external indication of any LAN9312 interrupts. The IRQ pin is controlled via the Interrupt Config[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 24 SMSC LAN9312 DA T ASHEET  System CSRs Access  Interrupt Support 2.2.6 Host MAC The Host MAC incorporates the essential protocol requirements for operati ng an Ethern et/IEEE 802.3- compliant node and provides an in [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 25 Revision 1.4 (08-19-08) DA T ASHEET 2.2.9 GPIO/LED Controller The LAN9312 provides 12 config urable general-purpos e input/outpu t pins which are controlled via this module. These pins can be individually configu red via the GPIO/L[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 26 SMSC LAN9312 DA T ASHEET Chapter 3 Pin Description and Configuration 3.1 Pin Diagrams 3.1.1 128-VTQFP Pin Diagram Figure 3.1 LAN9312 128-VTQFP Pin Assignmen t s (TOP VIEW) SMSC LAN9312 128-VTQFP TOP VIEW 97 VSS EECLK/EE_S[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 27 Revision 1.4 (08-19-08) DA T ASHEET 3.1.2 128-XVTQFP Pin Diagram Figure 3.2 LAN9312 128-XVTQFP Pin Assign ment s (TOP VIEW) VSS NOTE: EXPOSED PAD ON BOTTOM OF PACKAGE MUST BE C ONNECTED TO GROUND SMSC LAN9312 128-XVTQFP TOP VIEW 97[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 28 SMSC LAN9312 DA T ASHEET 3.2 Pin Descriptions This section contains the descriptions of the LA N9312 pins. The pin descri ptions have been broken into functional groups as follows:  LAN Port 1 Pins  LAN Port 2 Pins [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 29 Revision 1.4 (08-19-08) DA T ASHEET Note 3.1 The pin names for the twisted pair pins apply to a normal connecti on. If HP Auto-MDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be sw[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 30 SMSC LAN9312 DA T ASHEET 122,125 +3.3V Port 2 Analog Power Supply VDD33A2 P +3.3V Port 2 Analog Power Supply Refer to the LAN 9312 application no te for additional connection info rmation. 120 +3.3V Master Bias Power Supp[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 31 Revision 1.4 (08-19-08) DA T ASHEET Note: Refer to Chapter 8, "Host Bus Interface (HBI)," on p age 99 for additional info rmation regarding the use of these signals. 60 Data FIFO Direct Access Select FIFO_SEL IS Data FIFO[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 32 SMSC LAN9312 DA T ASHEET Note 3.3 The IS buffer type is valid only during the time specified in Section 15.5 .2, "Reset and Configuration S t rap T iming," on page 444 . Note 3.4 Configuration strap values are l[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 33 Revision 1.4 (08-19-08) DA T ASHEET Note: For more information on conf iguration straps, refer to Section 4.2.4, "Configuration S traps," on page 40 . Additional strap pins, which share functi onality with the EEPROM pins[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 34 SMSC LAN9312 DA T ASHEET Note 3.7 The input buffers are enabled when configured as GPIO inputs only . 75 T est 1 TEST1 AI T est 1: This pin must be tied to VDD 33IO for proper operation. 108 T est 2 TEST2 AI T est 2: This[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 35 Revision 1.4 (08-19-08) DA T ASHEET Note 3.8 Plus external pad for 128-XVTQFP package only 18,48,80, 97,1 12,1 13, 128 Note 3.8 Common Ground VSS P Common Grou nd T able 3.10 No-Connect Pins PIN NAME SYMBOL BUFFER TYPE DESCRIPTION [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 36 SMSC LAN9312 DA T ASHEET Chapter 4 Clocking, Reset s, and Power Management 4.1 Clocks The LAN9312 includes a clock modul e which provides generation of all system clocks as required by the various sub-modules of the devic[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 37 Revision 1.4 (08-19-08) DA T ASHEET Note 4.1 In the case of a soft reset, the EEPROM L oader is run, but loads only the MAC address into the Host MAC. No other values are loaded by the EEPROM Loader i n this case. 4.2.1 Chip-Level [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 38 SMSC LAN9312 DA T ASHEET A POR reset typically t akes approximately 23mS, plus additional time (91uS for I 2 C, 28uS for Microwire) per byte of da ta loaded from the EEPROM via the EEPROM Load er . A full EEPROM load (64K[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 39 Revision 1.4 (08-19-08) DA T ASHEET 4.2.2.2 Sof t Reset (SRST) A soft reset is performed by setting the SRST bit of the Hardw are Configuration Register (HW_CFG) . A soft reset will reset the HBI, Host MAC, and S ystem CSRs below a[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 40 SMSC LAN9312 DA T ASHEET Note: When using the Reset bit to re set the Port 1 PHY , register bits designate d as NASR are not reset. Refer to Section 7.2.10, "PHY Resets," on page 95 for additional information on[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 41 Revision 1.4 (08-19-08) DA T ASHEET T abl e 4.2 Soft-Strap Configuration Strap Definitions STRAP NAME DESCRIPTION PIN / DEFAULT VALUE LED_en_strap[7 :0] LED Enable Strap s: Confi gures the default value fo r the LED_EN bit s in the[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 42 SMSC LAN9312 DA T ASHEET speed_strap_1 Port 1 Speed Select Strap: Configures the defa ult value for the S peed Select LSB (PHY_SPEED_SEL_LSB) bit in the PHY_BASIC_CTRL_1 register (See Section 14.4.2.1 ). When configured l[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 43 Revision 1.4 (08-19-08) DA T ASHEET manual_FC_strap_1 Port 1 Manual Flow Control Enable Strap: Configures the default val ue of the Port 1 Full-Duplex Manual Flow Control Select (MANUAL_FC_1) bit in the Port 1 Manual Flow Control R[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 44 SMSC LAN9312 DA T ASHEET speed_strap_2 Port 2 Speed Select Strap: Configures the defa ult value for the S peed Select LSB (PHY_SPEED_SEL_LSB) bit in the PHY_BASIC_CTRL_2 register (See Section 14.4.2.1 ). When configured l[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 45 Revision 1.4 (08-19-08) DA T ASHEET 4.2.4.2 Hard-Str aps Hard-straps are latched upon Power-On Reset (POR) or pin rese t (nRST) only . Unlike soft-straps, hard-straps always have an associated pin and cannot be overridden by the EE[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 46 SMSC LAN9312 DA T ASHEET 4.3 Power Management The LAN9312 Port 1 and Po rt 2 PHYs and the Host MAC supp ort several power management a nd wakeup features. The LAN9312 can be programmed to issue an exter nal wake sig nal ([...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 47 Revision 1.4 (08-19-08) DA T ASHEET 4.3.1 Port 1 & 2 PHY Power Management The Port 1 & 2 PHYs provide independent gene ral power-down and e nergy-detect power-down modes which reduce PHY power consumption. Genera l power-do[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 48 SMSC LAN9312 DA T ASHEET The Port 1 & 2 PHY energy-detect events are capable of asserting the PME output by additionally setting the PME_EN an d ED_EN2 (Port 2 PHY) or ED _EN1 (Port 1 PHY) bit s of the Power Managemen[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 49 Revision 1.4 (08-19-08) DA T ASHEET Chapter 5 System Interrupt s 5.1 Functional Overview This chapter describes the system interrupt struct ure o f the LAN9312. The LAN9312 provides a multi- tier programmable interru pt structure w[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 50 SMSC LAN9312 DA T ASHEET Figure 5.1 Functional Inte rrupt Register Hierarchy INT_CFG INT_STS INT_EN Top Level Interrupt Registers (System CSRs) 1588_INT_STS_EN 1588 Time Stamp Interrupt Register Bit 29 (1588_EVNT) of INT_[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 51 Revision 1.4 (08-19-08) DA T ASHEET The following sections detail each category of interrupts and their related registers. Refer to Chapter 14, "Register Descriptions," on page 166 for bit-level definition s of all interr[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 52 SMSC LAN9312 DA T ASHEET 5.2.3 Ethernet PHY Interrupts The Port 1 and Port 2 PHYs each provi de a set of identical i nterrupt sources. The top-leve l PHY_INT1 (bit 26) and PHY_INT2 (bit 27) of the Interrupt S tatus Regist[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 53 Revision 1.4 (08-19-08) DA T ASHEET  TX S tatus FIFO Overflow  Receive W atchdog Time-Out  Receiver Error  T ransmitter Error  TX Data FIFO Underrun  TX Data FIFO Overrun  TX Data FIFO Available  TX S tatus [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 54 SMSC LAN9312 DA T ASHEET 5.2.8 Sof tware Interrupt A general purpose software interrupt is provid ed in the top level In terrupt S tatus Register (INT_STS) and Inte rrupt Enable Register (INT_EN) . Th e SW_INT interrupt ([...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 55 Revision 1.4 (08-19-08) DA T ASHEET Chapter 6 Switch Fabric 6.1 Functional Overview At the core of the LAN9312 is the high pe rformance, high efficiency 3 port Etherne t switch fabric. The switch fabric contains a 3 port VLAN layer[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 56 SMSC LAN9312 DA T ASHEET 6.2.1 Switch Fabric CSR Writes T o perform a write to an ind ividual switch fabric re gister, the desired data must first be written into the Switch Fabric CSR Interface Data Register (SWITCH_ CSR[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 57 Revision 1.4 (08-19-08) DA T ASHEET 6.2.2 Switch Fabric CSR Reads T o perform a read of an individual s witch fabric register , the read cycl e must be initiated by performing a single write to the Switch Fabric CSR Interface Co mm[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 58 SMSC LAN9312 DA T ASHEET 6.2.3 Flow Control Enable Logic Each switch fabric port (0,1,2) is provided wit h two flow control enable inputs per po rt, one for transmission and one for re ception. Flow control on transmissio[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 59 Revision 1.4 (08-19-08) DA T ASHEET register . When Auto-neg otiation is enabled and the MANUAL_FC _x bit is cleared, the switch port flow control enables during fu ll-duplex are determined b y Auto-negotiation. Note: The flow cont[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 60 SMSC LAN9312 DA T ASHEET Per Ta b l e 6 . 1 , the following cases are possible:  Case 1 - Auto-negoti ation is still in progress. Since t he re sult is not yet established, flow control is disabled.  Case 2 - Auto-n[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 61 Revision 1.4 (08-19-08) DA T ASHEET "Flow Control Enable Logic," on page 58 . Pause frames are consumed by the MAC and not sent to the switch engine. Non-pause control fram es are optionally filte red or forwarded . When [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 62 SMSC LAN9312 DA T ASHEET 6.3.2 T ransmit MAC The transmit MAC generate s an Etherne t MAC frame from TX FIFO data. This includes generating the preamble and SFD, calculating and appending the frame checksum value, optiona[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 63 Revision 1.4 (08-19-08) DA T ASHEET  T ot al multicast packets ( Section 14.5.2.37, on page 358 )  T ot al packets with a late coll ision ( Section 1 4.5.2.38, on page 359 )  T ot al packets with excessive collisions ( Sec[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 64 SMSC LAN9312 DA T ASHEET 6.4.1.1 Learning/Aging/Migration The ALR adds new MAC addresses u pon ingress along with th e associated receive port. If the source MAC ad dress already exist s, the entry is refreshed. This acti[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 65 Revision 1.4 (08-19-08) DA T ASHEET The following procedure sh ould be followed in orde r to add, delete, an d modify the ALR entries: 1. Write the Switch Engine ALR Write Data 0 Registe r (SWE_ALR_WR_DA T_0) and Switch Engine ALR [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 66 SMSC LAN9312 DA T ASHEET 6.4.2 Forwarding Rules Upon ingress, packets are filtered or forwarded based on the follow ing rules:  If the destination port equal s the source por t (local traffic), the packet is filtered. [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 67 Revision 1.4 (08-19-08) DA T ASHEET 6.4.3 T ransmit Priori ty Queue Selection The transmit priority queu e may be selected from five option s. As shown in Fi gure 6.4 , the priority may be based on:  the static value for the des[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 68 SMSC LAN9312 DA T ASHEET The transmit queue priority is based on the pa cket type and device configuration as shown in Figure 6.5 . Refer to Section 14 .5.3.16, "Switch Engine Global Ingress Conf iguration Register ([...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 69 Revision 1.4 (08-19-08) DA T ASHEET 6.4.3.1 Port Default Priority As detailed in Figure 6.5 , the default priority is based on the in gr ess ports priority bits in its port VID value. The PVID table is read and written by using the[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 70 SMSC LAN9312 DA T ASHEET 6.4.4 VLAN Support The switch e ngine supports 16 active VL ANs out of a possible 4096. The VLAN table contains the 16 active VLAN entries, each consisti ng of the VID, the port memb ersh ip, and [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 71 Revision 1.4 (08-19-08) DA T ASHEET 6.4.6 Ingress Flow Metering and Coloring The LAN9312 su pports hardware ingress rate limiting by me tering packet streams and marking packets as either Green, Y ellow , or Red according to th ree[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 72 SMSC LAN9312 DA T ASHEET After each p acket is received, th e bucket is decremented. If the Co mmitted Burst bucket has sufficient tokens, it is debit ed and the packet is colored Green. If the Committed Burst bucket lack[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 73 Revision 1.4 (08-19-08) DA T ASHEET The ingress flow calculation is based on the packe t type and the device config uration as shown in Figure 6.8 . Figure 6.7 Switch Engine Ingr ess Flow Priority Se lection Figure 6.8 Switch Engin[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 74 SMSC LAN9312 DA T ASHEET 6.4.7 Broadcast Storm Control In addition to ingress rate limi ting, the LAN9 312 supports hardware broadcast storm control on a per port basis. This featur e is enabled via the Switch Engine Broa[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 75 Revision 1.4 (08-19-08) DA T ASHEET (SWE_GLOBAL_INGRSS_CFG) . This fu nction would be used if the snooping port wished to participate in the IGMP/MLD group without the need to perform special handling in th e transmit portion of th[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 76 SMSC LAN9312 DA T ASHEET Note: When specifying Po rt 0 as the destination port, t he VID will be set to 0. A VID o f 0 is normally considered a priority tagged packet. Such a packet will be filtered if Admit Only VLAN is [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 77 Revision 1.4 (08-19-08) DA T ASHEET 6.5 Buffer Manager (BM) The buf fer manager (BM) provides control of the fr ee buf fer space, the multipl e priority transmit queues, transmission scheduling, and packet dropping. VLAN tag insert[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 78 SMSC LAN9312 DA T ASHEET 6.5.4 T ransmit Priori ty Queue Servicing When a transmit queue is non-empty , it is serviced and the packet is read from the buffer RAM and sent to the transmit MAC. If ther e are multiple queues[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 79 Revision 1.4 (08-19-08) DA T ASHEET 6.5.6 Adding, Removing, and Changing VLAN T ags Based on the port configuration and the received pa cket formation, a VLAN tag can be added to , removed from, or modified in a packet. There are f[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 80 SMSC LAN9312 DA T ASHEET Hybrid tagging is summarized in Figure 6.9 . The default VLAN ID and priority of each port may be configured via the following reg isters:  Buffer Manager Port 0 Default VLAN ID and Priority Re[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 81 Revision 1.4 (08-19-08) DA T ASHEET 6.5.7 Counters A counter is maintained per port that contains the number of packets dropped due to buffer space limit s and ingress rate limit disca rding (Red and random Y ellow dropping). These[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 82 SMSC LAN9312 DA T ASHEET Chapter 7 Ethernet PHYs 7.1 Functional Overview The LAN9312 contains three PHYs: Port 1 PHY , Port 2 PHY and a Virtual PHY . The Port 1 & 2 PHYs are identical in functional ity and each connec[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 83 Revision 1.4 (08-19-08) DA T ASHEET 7.2 Port 1 & 2 PHYs Functionally , each PHY can be di vided into the follow ing sections:  100BASE-TX Transmit and 100BASE-TX Receive  10BASE-T T ransmit and 10BASE-T Receive  PHY Au[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 84 SMSC LAN9312 DA T ASHEET 7.2.1 100BASE-TX T ransmit The 100BASE-TX transmit data p ath is shown in Figure 7.2 . Shaded blocks are those which are internal to the PHY . Each major block is explained in the fol lowing secti[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 85 Revision 1.4 (08-19-08) DA T ASHEET T able 7.2 4B/5B Code T able CODE GROUP SYM RECEIVER INTERPRET A TION TRANSMITTER INTERPRET A TION 1111 0 0 0 0 0 0 0 D ATA 0 0 0 0 0 D ATA 01001 1 1 0 001 1 0001 10100 2 2 0 010 2 0010 10101 3 3[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 86 SMSC LAN9312 DA T ASHEET 7.2.1.3 Scrambler and PISO Repeated data patterns (especially the IDLE code-group) can have power spectral den sities with large narrow-band peaks. Scramblin g the data helps eliminate these peaks[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 87 Revision 1.4 (08-19-08) DA T ASHEET 7.2.2 100BASE-TX Receive The 100BASE-TX rece ive data path is shown in Figure 7.3 . Shaded blocks are th ose whi ch are intern al to the PHY . Each major block is explained in th e following sect[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 88 SMSC LAN9312 DA T ASHEET 7.2.2.3 NRZI and ML T -3 Decoding The DSP generates t he ML T -3 recovered levels that are fed to th e ML T -3 converter . The ML T -3 is then converted to an NRZI da ta stream. 7.2.2.4 Descramble[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 89 Revision 1.4 (08-19-08) DA T ASHEET 7.2.3 10BASE-T T ransmit Data to be transmitted comes fr om the switch fabric MAC. The 10BASE-T tr ansmitter receives 4-bit nibbles from the internal MII at a rate of 2.5MHz and converts them to [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 90 SMSC LAN9312 DA T ASHEET (PHY_SPECIAL_CONTROL_ST A T_IND_x) . The 10M PLL locks onto the received Manchester signal and generates the rece ived 20MHz clock from it. Using this clock, the Manch ester encoded data is extrac[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 91 Revision 1.4 (08-19-08) DA T ASHEET  10M PLL (analog)  10M TX Driver (analog) Auto-negotiation is started by the occurrence of any of the follo wing events:  Power-On Reset (POR)  Hardware re set (nRST)  PHY Software[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 92 SMSC LAN9312 DA T ASHEET 7.2.5.1 PHY Pause Flow Control The Port 1 & 2 PHYs are capable of generating and receiving pause flow control frame s per the IEEE 802.3 specification. The PHYs advertised pause flow control a[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 93 Revision 1.4 (08-19-08) DA T ASHEET 7.2.5.5 Half Vs. Full-Duplex Half-duplex o peration relies on the CSMA/CD (Carrier Sense Mul tiple Access / Collision Det ect) protocol to handle network t raf fic and collisions . In this mode, [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 94 SMSC LAN9312 DA T ASHEET For a transmissi on, the switch fabric MAC drives the transmit d ata onto the internal MII T XD bus and asserts TXEN to indicate va lid data. The data is in the form of 4-bit wide data at a rate o[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 95 Revision 1.4 (08-19-08) DA T ASHEET Note: The power-down modes of each PHY ( Port 1 PHY and Port 2 PHY) are controlled independently . Note: The PHY power-down mod es do not reload or reset the PHY reg isters. 7.2.9.1 PHY General P[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 96 SMSC LAN9312 DA T ASHEET 7.2.10.2 PHY Software Re set via PHY_BASIC_CTRL_x The PHY can also be reset by s etting bit 15 (P HY_RST) of th e Port x PHY Basic Control Register (PHY_BASIC_CONTROL_x) . This bit is self clearin[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 97 Revision 1.4 (08-19-08) DA T ASHEET 1. Bit 5 (Auto-Negotiation Complete) is set in the Virtual PHY Basic S tatus Register (VPHY_BASIC_ST A TUS) . 2. Bit 1 (Page Received) is set in the Virtual PHY Auto-Negotiation Expansion Registe[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 98 SMSC LAN9312 DA T ASHEET 7.3.1.3 Virtual PHY Paus e Flow Control The Virtual PHY supports pause flow control per the IEEE 802.3 specification. The Virtual PHYs advertised pa use flow control abilities are set via bits 10 [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 99 Revision 1.4 (08-19-08) DA T ASHEET Chapter 8 Host Bus Interface (HBI) 8.1 Functional Overview The Host Bus In terface (HBI) module provides a high-speed asynchronous SRAM-like slave interface that facilitates communication betw ee[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 100 SMSC LAN9312 DA T ASHEET Data path operations for the supported endian configuration s are illustrated in Figure 8.1, "Little Endi an Byte Ordering" and Fi gure 8.2, "Big Endian Byte Ordering". . . Fi[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 101 Revision 1.4 (08-19-08) DA T ASHEET 8.4 Host Interface Ti ming This section details the characteri stics and special restrictions of the various supported host cycles. For detailed timing specific ations on supported PIO read/writ[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 102 SMSC LAN9312 DA T ASHEET T able 8.1 Read Af ter Write T iming Rules REGISTER NAME MINIMUM W AIT TIME FOR READ FOLL OWING ANY WRITE CYCLE (IN NS) NUMBER OF BYTE_TEST READS (ASSUMING T CYC OF 45NS) RX Data FIFO 00 RX S tat[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 103 Revision 1.4 (08-19-08) DA T ASHEET 1588_CLOCK_LO_TX_CAPTURE_1 00 1588_SEQ_ID_SRC_UUID_HI_TX_CAPTURE_1 00 1588_SRC_UUID_LO_TX_CAPTURE_1 00 1588_CLOCK_HI_RX_CAPTURE_2 00 1588_CLOCK_LO_RX_CAPTURE_2 00 1588_SEQ_ID_SRC_UUID_HI_RX_CAPT[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 104 SMSC LAN9312 DA T ASHEET 1588_CONFIG 45 1 1588_INT_STS_EN 45 1 MANUAL_FC_1 45 1 MANUAL_FC_2 45 1 MANUAL_FC_MII 45 1 SWITCH_CSR_DA T A 45 1 SWITCH_CSR_CMD 45 1 E2P_CMD 45 1 E2P_DA T A 45 1 LED_CFG 45 1 VPHY_BASIC_CTRL 45 [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 105 Revision 1.4 (08-19-08) DA T ASHEET 8.4.3 Special Restrictions on Back-to-Back Read Cycles There are also re strictions on specific back-to-ba ck host read opera tions. These restrictions concern reading specific registers after r[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 106 SMSC LAN9312 DA T ASHEET 8.4.4 PIO Reads PIO reads can be used to access Syst em CSR’s or RX Data and RX/TX St atus FIFOs. PI O reads can be performed using Chip Select (nCS) or Read Enable (nRD ). A PIO Read cycle beg[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 107 Revision 1.4 (08-19-08) DA T ASHEET 8.4.5 PIO Burst Reads In this mode, performance is improved by allowi ng up to 8 DWORD read cycles back-to-back. PIO burst reads can be performed using C hip Select (nCS) or Read Enable (nR D). [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 108 SMSC LAN9312 DA T ASHEET 8.4.6 RX Data FIFO Direct PIO Reads In this mode only A[2] is decoded, and any read of the LAN9312 will read the RX Data FIFO. This mode is enabled when FI FO_SEL is driven high during a read acc[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 109 Revision 1.4 (08-19-08) DA T ASHEET 8.4.7 RX Data FIFO Direct PIO Burst Reads In this mode only A[2] is decoded, and any burst read of the LAN9312 will rea d the RX Data FIFO. This mode is enabled when FIFO_SEL is driven high duri[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 1 10 SMSC LAN9312 DA T ASHEET 8.4.8 PIO Writes PIO writes are used for all LAN9312 write cycles. PIO writes can be performed using Chip Select (nCS) or Write Enable (nWR). A PIO write cycle begins when both nCS and nWR are a[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 1 1 Revision 1.4 (0 8-19-08) DA T ASHEET 8.4.9 TX Dat a FIFO Direct PIO Writes In this mode only A[2] is decoded, and any write to the LAN9312 will write the TX Data FIFO. This mode is enabled when FIFO_ SEL is driven high during a [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 1 12 SMSC LAN9312 DA T ASHEET Chapter 9 Host MAC 9.1 Functional Overview The Host MAC incorporates the essential protocol requirements for operating an Ethernet/IEEE 802.3- compliant node and provid es an in terface between [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 13 Revision 1.4 (08-19- 08) DA T ASHEET 9.2 Flow Control The Host MAC supports full-duplex flow control using t he pause operation and control frame. Hal f- duplex flow control using back pressure i s also supported. The Host MAC fl[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 1 14 SMSC LAN9312 DA T ASHEET both are set to the same value, VLAN1 is given hi gher preceden ce and the maximum lega l frame length is set to 1522. 9.4 Address Filtering The Etherne t address fields of an Ethernet p acket c[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 15 Revision 1.4 (08-19- 08) DA T ASHEET 9.4.1 Perfect Filtering This filtering mode passes only incomi ng frames wh ose desti nation address field e xactly matches the value programmed into the Host MAC Address High Register (HMAC_A[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 1 16 SMSC LAN9312 DA T ASHEET 9.4.4 Inverse Filtering In inverse filtering, the Host MAC packet filter a ccepts incoming frames (f rom switch Port 0) with a destination address n ot matching the perf ect address (i.e., t he [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 17 Revision 1.4 (08-19- 08) DA T ASHEET The Filter i Byte Mask defines which in coming frame bytes F ilter i will examine t o determine whether or not this is a wake-up frame. Ta b l e 9 . 3 , de scribes the byte ma sk’s bit field[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 1 18 SMSC LAN9312 DA T ASHEET The Filter i Offset register defin es the offset in the frame’s destination address field fro m which the frames are examined by Filt er i. Ta b l e 9 . 5 de scribes the Filter i Offset bit fi[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 1 19 Revision 1.4 (08-19- 08) DA T ASHEET Destination Address Source Ad dress ……………FF FF FF FF FF FF 00 1 1 22 33 44 55 00 1 1 22 33 44 5 5 00 1 1 22 33 44 55 00 1 1 22 33 44 55 00 1 1 22 33 44 55 00 1 1 22 33 44 5 5 00 1 1 [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 120 SMSC LAN9312 DA T ASHEET Note: By convention, the right nibb le of the left most byte of the Ethernet address (in this example, the 2 of the 12h) is t he most significant nibble and is transmitted /received first. For mo[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 121 Revision 1.4 (08-19-08) DA T ASHEET reception, the data must be moved int o the RX FIFOs before the host can access the data. For TX operation s, the MIL oper ates in store -and-forward mode and will qu eue an entire f rame before[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 122 SMSC LAN9312 DA T ASHEET 9.8 TX Dat a Path Operation Data is queue d for transmission by writing it into the TX Data FIFO. Each pa cket to be transmitted may be divided a mong multiple buf fers. Each buffer st arts with [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 123 Revision 1.4 (08-19-08) DA T ASHEET The LAN931 2 can be program med to strip p adding fr om the end of a tr ansmit pa cket in the event that the end of the packet does not align with the host burst bounda ry . This feature is nece[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 124 SMSC LAN9312 DA T ASHEET 9.8.1 TX Buffer Format TX buf fers exist in the host’s memory in a give n format. The host w rites a TX comma nd word into the TX data buffer before moving the Ethernet packet data. The TX comm[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 125 Revision 1.4 (08-19-08) DA T ASHEET Both TX command ‘A ’ and TX command ‘B’ are r equired for each buffer in a given packet. TX command ‘B’ must be identical f or every buffer in a given packet. If the TX command ‘B?[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 126 SMSC LAN9312 DA T ASHEET 9.8.2.2 TX Command ‘B’ 9.8.3 TX Dat a Format The TX data section begins at the third DWORD in t he TX buffer (after TX command ‘A ’ and TX command ‘B’). The location of the first byte[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 127 Revision 1.4 (08-19-08) DA T ASHEET The MIL operates in store-and-f orward mode and has specific rules with respect to fragmented packet s. The total sp ace consumed in the TX MIL FIFO must be limited to no more than 2KB - 3 DWORD[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 128 SMSC LAN9312 DA T ASHEET 9.8.5 Calculating Actual TX Data FIFO Usage The following rule s are used to calculate the act u al TX Data FIFO space consumed by a TX Packet:  TX command 'A' is store d in the TX D[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 129 Revision 1.4 (08-19-08) DA T ASHEET  16-Byte “Buf fer End Alignment” Figure 9.5 illustrates the TX command stru cture for this example, and al so shows how data is p assed to the TX Data FIFO. Figure 9.5 TX Example 1 TX Com[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 130 SMSC LAN9312 DA T ASHEET 9.8.6.2 TX Example 2 In this example, a single 183-Byte Ethernet packet will be tr ansmitted. This packet is in a single buffer as follows:  2-Byte “Data S tart Offset”  183-Bytes of pa[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 131 Revision 1.4 (08-19-08) DA T ASHEET 9.8.7 T ransmitter Errors If the Transmitter Error (TXE) fla g is asserted for any rea son, the transmitte r will continue op eration. TX Error (TXE) will be asserte d under the following co ndi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 132 SMSC LAN9312 DA T ASHEET 9.9 RX Dat a Path Operation When an Ethernet Packe t is received, the Host MAC In terface Layer (MIL) f irst begins to transfer the RX data. This data is loaded in to the RX Data FIFO. The RX Dat[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 133 Revision 1.4 (08-19-08) DA T ASHEET Figure 9.7 Host Recei ve Routine Us ing Interrupt s Figure 9.8 Host Receive Routine Using Polling Not Last Pac ket Idle Read RX Status DWORD init Read RX Packet Last Packet RX Interrupt Not Last[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 134 SMSC LAN9312 DA T ASHEET 9.9.1.1 Receive Dat a FIFO Fast Forward The RX data p ath implements an automati c data discard function. Using the RX Da ta FIFO Fast Forward bit (RX_FFWD) in the Receive Datapath Control Regist[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 135 Revision 1.4 (08-19-08) DA T ASHEET read them as shown in Figure 9.9 . It is assumed that the host has previously read the associated status word from the RX S tatus FIFO, to ascertain the data size and any error conditions. 9.9.3[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 136 SMSC LAN9312 DA T ASHEET 9.9.4 Stopping and S tarting the Receiver T o stop the receiver , the host must clear the RXEN bit in the Host MAC Control Register (HMAC_CR) . When the receiver is halted, the RXSTOP _INT will b[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 137 Revision 1.4 (08-19-08) DA T ASHEET Chapter 10 Serial Management 10.1 Functional Overview This chapter details the LAN9312 serial management functionality of the I 2 C/Microwire EEPROM Controller and the supp orting EEPROM Loader [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 138 SMSC LAN9312 DA T ASHEET 10.2.1 EEPROM Controller Operation I 2 C and Microwire master EEPROM opera tions are performed using the EEPROM Command Register (E2P_CMD) and EEPROM Data Register (E2P_DA T A) . In Microwire EEP[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 139 Revision 1.4 (08-19-08) DA T ASHEET Figure 10.1 illustrates the process required to perform an EEPROM read or w rite operation. 10.2.2 I 2 C EEPROM The I 2 C master implements a low level serial in terface (start and stop conditio[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 140 SMSC LAN9312 DA T ASHEET controller drives all the address bits as requeste d regardless of the actual size of the EEPROM. The supported size ranges for I 2 C op eration are shown in T able 10.2 . Note 10.1 Bit s in the [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 141 Revision 1.4 (08-19-08) DA T ASHEET Figure 10.2 displays the various bus states of a typi cal I 2 C cycle. 10.2.2.2 I 2 C EEPROM Device Addressing The I 2 C EEPROM is addressed fo r a read or write op eration by first sending a co[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 142 SMSC LAN9312 DA T ASHEET 10.2.2.3 I 2 C EEPROM Byte Read Following the device addressing, a da ta byte may be read from th e EEPROM by outputting a start condition and control byte with a control code of 1010b, chip/bloc[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 143 Revision 1.4 (08-19-08) DA T ASHEET Sequential reads are use d by the EEPROM Loader . Refer to Section 10.2.4, "EEPROM Loader" for additional info rmation. For a register level description of a read opera tion, refer to [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 144 SMSC LAN9312 DA T ASHEET 10.2.3 Microwire EEPROM Based on the configurat ion strap eeprom_type_ strap, various sized Microwire EEPROMs are supported. The varying size ranges are suppor ted by additional bits in the addre[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 145 Revision 1.4 (08-19-08) DA T ASHEET 10.2.3.2 ERASE (Erase Location) If erase/write operations are en abled in the EEPROM, th is command will erase the location selected by the EPC_ADDRESS field of the EEPROM Command Register (E2P_[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 146 SMSC LAN9312 DA T ASHEET 10.2.3.3 ERAL (Erase All) If erase/write operat ions are enabled in the EEPROM, thi s comm and will initiate a bulk erase of the entire EEPROM. The EPC_T IMEOUT bit of the EEPROM Command Register[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 147 Revision 1.4 (08-19-08) DA T ASHEET 10.2.3.5 EWEN (Erase/W rite Enable) This command enables the EEPROM for erase and write operations . The EEPROM will allow erase and write operations until the EWDS command is sent, or until pow[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 148 SMSC LAN9312 DA T ASHEET 10.2.3.7 WRITE (W rite Location) If erase/write operations are en abled in the EEPROM, this command will cause the contents of the EEPROM Data Register (E2P_DA T A) to be written to the EEPROM lo[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 149 Revision 1.4 (08-19-08) DA T ASHEET 10.2.4 EEPROM Loader The EEPROM Loader i nterfaces to the I 2 C/Microwire EEPROM controller , the PHYs, and to the system CSRs (via the Register Access MUX). Only system CSRs at addresses 100h a[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 150 SMSC LAN9312 DA T ASHEET Figure 10.14 EEPROM Loader Flow Diagram Byte 0 = A5 h N DIG ITAL _RST , nRST, PO R, RELO AD N Y EPC _ BU SY = 1 Read B yte 0 Read By tes 1-6 Write B y tes 1-6 i nto Host MAC and s witch M AC Addr[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 151 Revision 1.4 (08-19-08) DA T ASHEET 10.2.4.2 EEPROM V alid Flag Following the release of nRST , POR, DIGIT AL_ RST , or a RELOAD co mmand, the EEPROM Loader start s by reading the first byte of data from the EEPR OM. If the value [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 152 SMSC LAN9312 DA T ASHEET The Port x PHY Auto-N egotiation Adverti sement Register (PHY_AN_ADV_x) is written with the new defaults as detailed in Section 14.4.2.5, "Port x PHY Au to-Negotiation Advertisement Reg iste[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 153 Revision 1.4 (08-19-08) DA T ASHEET 8-bits number_of_bursts repeat (number_of_bursts) 16-bit s {starting_a ddress[9:2] / coun t[7:0]} repeat (count) 8-bits data[31:24], 8-bits data[23:16], 8-bits data[15:8], 8-bits data[7:0] Note:[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 154 SMSC LAN9312 DA T ASHEET Chapter 1 1 IEEE 1588 Hardware T ime St amp Unit 1 1.1 Functional Overview The LAN9312 provides hardware support for the IEEE 1588 Precision Time Protocol (P TP), allowing clock synchronization w[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 155 Revision 1.4 (08-19-08) DA T ASHEET 1 1.1.2 Block Diagram The LAN9312 IEEE 1588 implemen t ation is illustrated in Figure 1 1.1 , and consists of the following major function blocks:  IEEE 1588 T ime S tamp These three identica[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 156 SMSC LAN9312 DA T ASHEET 1 1.2 IEEE 1588 T ime St amp The LAN9312 contains three identical IEEE 1588 T ime St amp blocks as shown in Figure 1 1.1 . These blocks are responsible for capturing the source UU ID, sequence ID[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 157 Revision 1.4 (08-19-08) DA T ASHEET Clock synchronization and hardware processing between the net work data and the time stamp capture hardware causes the time stamp point to be slight ly delayed . The host soft ware can account f[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 158 SMSC LAN9312 DA T ASHEET 1 1.2.2 PTP Message Detection In order to pro vide the most flexi bility , loose packet type mat ching is used by th e LAN9312. This assumes that for all packet s received wit h a valid FCS, only[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 159 Revision 1.4 (08-19-08) DA T ASHEET 1 1.3 IEEE 1588 Clock The 64-bit IEEE 1588 clock is the time source for all IEEE 1588 related functions of the LAN9312. It is readable and writable by the host via t he 1588 Clock High-DWORD Reg[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 160 SMSC LAN9312 DA T ASHEET 1 1.4 IEEE 1588 Clock/Event s The IEEE 1588 Clock/Events block is re sponsible for generating and controlling a ll IEEE 1588 clock related events. A 64-bit comp arator is included in this block w[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 161 Revision 1.4 (08-19-08) DA T ASHEET Chapter 12 General Purpose T imer & Free-Running Clock This chapter details th e LAN9312 General Purpose T imer (GPT) and the Free-Running Clock. 12.1 General Purpose Timer The LAN9312 provi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 162 SMSC LAN9312 DA T ASHEET Chapter 13 GPIO/LED Controller 13.1 Functional Overview The GPIO/LED Controller provides 12 configurabl e general purpose inpu t/output pins, GPIO[ 1 1:0]. These pins can b e individually confi g[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 163 Revision 1.4 (08-19-08) DA T ASHEET 13.2.1 GPIO IEEE 1588 Timest amping T wo of the GPIO pins, GPIO[9:8], have the option to be used for IEEE 1588 time stamp functions. This allows a time stamp capt ure to be triggered when the GP[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 164 SMSC LAN9312 DA T ASHEET GPIO_INT_POL[9:8] bits also determin e the polarity of the clock events as described in Section 13.2. 1.2 . 13.2.2.2 IEEE 1588 GPIO Interrupt s In addition to the standard GPIO interrupts in the [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 165 Revision 1.4 (08-19-08) DA T ASHEET The various LED indica tion functions show n in T able 13.1 are described below:  TX Port 0 - The signal is pulsed low for 80mS to indicate activity from the switch fabric to the Host MAC. Th[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 166 SMSC LAN9312 DA T ASHEET Chapter 14 Register Descriptions This section describes the various LAN9312 control an d status registers (CSR’s ). These registers are broken into 5 cate gories. The followin g sections detail[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 167 Revision 1.4 (08-19-08) DA T ASHEET 14.1 TX/RX FIFO Port s The LAN9312 cont ains four host-accessible FIFO’ s: TX S tatus, RX S tatus, TX Dat a, and RX Dat a. These FIFO’s store the incomi ng and outgoing ad dre ss and data in[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 168 SMSC LAN9312 DA T ASHEET 14.2 System Contro l and S t atus Registers The System CSR’s are directly addressable memo ry mapped registers with a base address of fset range of 050h to 2DCh. These regist ers are addressa b[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 169 Revision 1.4 (08-19-08) DA T ASHEET 09Ch FREE_RUN Free Running Counter Register , Section 14.2.9.7 0A0h RX_DROP Host MAC RX Dropped Frames Counter Register , Section 14.2.2.6 0A4h MAC_CSR_CMD Host MAC CSR Interface Command Registe[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 170 SMSC LAN9312 DA T ASHEET 13Ch 1588_SRC_UUID_ LO_TX_CAPTURE_2 Port 2 1588 Source UUID Low-DWORD Transmit Capture Register , Section 14.2.5.8 140h 1588_CLOCK_HI_ RX_CAPTURE_MII Port 0 1588 Clock High-DWORD Receive Capture [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 171 Revision 1.4 (08-19-08) DA T ASHEET 1A0h MANUAL_FC_1 Port 1 Manual Flow Control Reg ister , Section 14.2.6.1 1A4h MANUAL_FC_2 Port 2 Manual Flow Control Reg ister , Section 14.2.6.2 1A8h MANUAL_FC_MII Port 0 Flow Control Register,[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 172 SMSC LAN9312 DA T ASHEET 14.2.1 Interrupt s This section details the interrupt related System CSR’s. These registers control, config ure, and monit or the IRQ int errupt output p in and the vari ous LAN9312 int errupt [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 173 Revision 1.4 (08-19-08) DA T ASHEET Note 14.1 Register bits designated as NASR ar e not reset when eithe r the SRST bit in the Hardware Configuration Regist er (HW_CFG) register or the DIGI T AL_RST bi t in the Reset Control Regis[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 174 SMSC LAN9312 DA T ASHEET 14.2.1.2 Interrupt St atus Register (IN T_STS) This register contains the current status of the generated interrupts. A value of 1 indicates th e corresponding interru pt conditions have been met[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 175 Revision 1.4 (08-19-08) DA T ASHEET 19 GP Timer (GPT_INT) This interrupt is issued when t he General Purpos e T imer Count Regist er (GPT_CNT) wrap s past zero to FFFFh. R/WC 0b 18 RESERVED RO - 17 Power Management Inte rrupt Even[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 176 SMSC LAN9312 DA T ASHEET 4 RX St atus FIFO Full Interrupt (RSFF) This interrupt is genera ted when the RX S tatus FIFO is full. R/WC 0b 3 RX St atus FIFO Level Interrupt (RSFL) This interrupt is genera ted when the RX S [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 177 Revision 1.4 (08-19-08) DA T ASHEET 14.2.1.3 Interrupt Enable Regi ster (INT_EN) This register contains the interrupt enables fo r the IRQ output pin. Writing 1 to any of the bits enables the corresponding interrupt as a source fo[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 178 SMSC LAN9312 DA T ASHEET 5 RESERVED - This bit must be wri tten with 0b for proper operation. R/W 0b 4 RX St atus FIFO Full Interrupt Enable (RSFF _EN) R/W 0b 3 RX St atus FIFO Level Interrupt Enable (R SFL_EN) R/W 0b 2:[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 179 Revision 1.4 (08-19-08) DA T ASHEET 14.2.1.4 FIFO Level Interrupt Reg ister (FIFO_INT) This read/write registe r configures the limits wh er e the RX/TX Data and S tatus FIFO’s will generate system interrupts. Offset: 068 h Size[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 180 SMSC LAN9312 DA T ASHEET 14.2.2 Host MAC & FIFO’ s This section details the Host MAC and TX/RX FIFO related System CSR’s. These Host Bus Interface accessibl e registers allow for the configu ration of the TX/RX F[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 181 Revision 1.4 (08-19-08) DA T ASHEET 14:13 RESERVED RO - 12:8 RX Data Of fset (RXDOFF) This field controls th e of fset value, in bytes, that is added to t he beginning of an RX data packet. The start of the valid data will be shif[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 182 SMSC LAN9312 DA T ASHEET 14.2.2.2 T ransmit Configurat ion Register (T X_CFG) This register controls the Host MAC transmit functions. Offset: 070 h Size: 32 bits BIT S DESCRIPTION T YPE DEFAULT 31:16 RESERVED RO - 15 For[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 183 Revision 1.4 (08-19-08) DA T ASHEET 14.2.2.3 Receive Dat apath Control Register (RX_DP_CTRL) This register is used to discard unwanted receive frames. Offset: 078 h Size: 32 bits BIT S DESCRIPTION T YPE DEFAULT 31 RX Data FIFO Fas[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 184 SMSC LAN9312 DA T ASHEET 14.2.2.4 RX FIFO Information Register (RX_F IFO_INF) This register contains the indicat ion of used space in the RX FI FO’s. Offset: 07C h Size: 32 bit s BIT S DESCRIPTION T YPE DEFAULT 31:24 R[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 185 Revision 1.4 (08-19-08) DA T ASHEET 14.2.2.5 TX FIFO Information Register (TX_FIFO_INF) This register contains th e indication of free space in the TX Data FIFO and t he used space in the TX S tatus FIFO. Offset: 080 h Size: 32 bi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 186 SMSC LAN9312 DA T ASHEET 14.2.2.6 Host MAC RX Dropped Frames Counter Register (RX_DROP) This register indi cates the numb er of receive fr ames that have been dro pped by the Host MAC. Offs et: 0A0h Size: 32 bit s BIT S [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 187 Revision 1.4 (08-19-08) DA T ASHEET 14.2.2.7 Host MAC CSR Interface Command Register (MAC_CSR_CMD) This read-write registe r is used to control the read and write operatio ns to/from the Host MAC. This register in used in conjunct[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 188 SMSC LAN9312 DA T ASHEET 14.2.2.8 Host MAC CSR Interface Dat a Regi ster (MAC_CSR_DA T A) This read-w rite register i s used in conjun ction with the Host MAC CSR Interfa ce Command Regi ster (MAC_CSR_CMD) to indirectly [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 189 Revision 1.4 (08-19-08) DA T ASHEET 14.2.2.9 Host MAC Automatic Flow Cont rol Configuration Regis ter (AFC_CFG) This read/write register con figures the mechanism that controls the automatic and software-initiated transmission of [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 190 SMSC LAN9312 DA T ASHEET 3 Flow Control on Multicast Frame (FCMUL T) When this bit is se t, the Host MAC wi ll assert back pres sure when the AFC level is reached and a multicast frame is received. T his field ha s no fu[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 191 Revision 1.4 (08-19-08) DA T ASHEET 8h 250uS 252.2uS 9h 300uS 302.2uS Ah 350uS 352.2uS Bh 400uS 402.2uS Ch 450uS 452.2uS Dh 500uS 502.2uS Eh 550uS 552.2uS Fh 600uS 602.2uS T able 14.2 Backpressure Dur ati on Bit Mapping (continued[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 192 SMSC LAN9312 DA T ASHEET 14.2.3 GPIO/LED This section details the Ge neral Purpose I/O (GPIO) and L ED related System CSR’s. 14.2.3.1 General Purpose I/O Configuration Register (GPIO _CFG) This read/write re gister con[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 193 Revision 1.4 (08-19-08) DA T ASHEET 12 GPIO 8 Clock Event Polari ty (GPIO_EV ENT_POL_8) This bit determines i f the 1588 clo c k event outp ut on GPIO 8 is active high or low . 0: 1588 clock eve nt output active low 1: 1588 clock [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 194 SMSC LAN9312 DA T ASHEET 14.2.3.2 General Purpose I/O Da ta & Directio n Register (GP IO_DA T A_DIR) This read/write regist er configures the directi on of the 12 GPI O pins and contains the GPIO input and output da [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 195 Revision 1.4 (08-19-08) DA T ASHEET 14.2.3.3 General Purpose I/O Interrupt S tatus and Enable Register (GPIO_INT_ST S_EN) This read/w rite register cont ains the GPIO interrup t status bi ts. Writing a 1 to any of the interrupt st[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 196 SMSC LAN9312 DA T ASHEET 14.2.3.4 LED Configuration Register (L ED_CFG) This read/write regist er configures the GPIO[7:0] pins as LED[7:0] pins and sets their f unctionality . Note 14.2 The default value of th is field [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 197 Revision 1.4 (08-19-08) DA T ASHEET 14.2.4 EEPROM This section details the EEPROM re l ated System CSR’ s. These regist ers should only be us ed if an EEPROM has been connected to th e LAN9312. Refer to ch apter Section 10.2, &q[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 198 SMSC LAN9312 DA T ASHEET 30:28 EEPROM Controller Co mmand (EPC_COMMAND) This field is used to issue comm ands to the EEPROM controller . The EEPROM controller will execute a command when the EPC_BUSY bit is set. A new co[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 199 Revision 1.4 (08-19-08) DA T ASHEET 18 EEPROM Loader Address Over flow (LOADER_OVERFLOW) This bit indicates that the EEPROM Load er tried to read p a st the end of the EEPROM address space. This indi cates misconfigured EEPROM dat[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 200 SMSC LAN9312 DA T ASHEET 14.2.4.2 EEPROM Data Register (E2P _DA T A) This read/write register is used in conjun ction with the EEPROM Command Register (E2P_CMD) to perform read and write operat ions with the serial EEPR [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 201 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5 IEEE 1588 This section details the IEEE 1588 timestamp relate d registers. Each port of the LAN9312 has a 1588 timestamp block with 8 relat ed registers, 4 for tran smit capture and 4 for[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 202 SMSC LAN9312 DA T ASHEET 14.2.5.2 Port x 15 88 Clock Low-DWORD Receive Ca pture Register (1588_CLOCK_LO_RX_CAPTURE_x ) Note: The selection between Sync or Delay_Req packets is based on the corresponding master/slave bit [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 203 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.3 Port x 1588 Sequence ID, Sou rce UUI D High-WORD Rec eive Capture Register (1588_SEQ_ID_SRC_UUID_ HI_RX_CAPTURE_x) Note: The selection between Sync or Delay_Req packets is based on the [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 204 SMSC LAN9312 DA T ASHEET 14.2.5.4 Port x 1588 Source UUID Lo w-DWORD Receive Capture Regi ster (1588_SRC_UUID_LO_RX_CAPTURE_x ) Note: The selection between Sync or Delay_Req packets is based on the corresponding master/s[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 205 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.5 Port x 1588 Clock High-DWORD T ransmit Capture Registe r (1588_CLOCK_HI_TX_CAPTURE_x) Note: The selection between Sync or Delay_Req packets is based on the corresponding master/slave bi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 206 SMSC LAN9312 DA T ASHEET 14.2.5.6 Port x 1 588 Clock Low-DWORD T ransmit Capture Register (1588_CLOCK_LO_TX_CAPTURE_x) Note: The selection between Sync or Delay_Req packets is based on the corresponding master/slave bit [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 207 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.7 Port x 1588 Sequence ID, Sou rce UUI D High-WORD T ransmit Capture Register (1588_SEQ_ID_SRC_UUID_ HI_TX_CAPTURE_x) Note: The selection between Sync or Delay_Req packets is based on the[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 208 SMSC LAN9312 DA T ASHEET 14.2.5.8 Port x 1588 Source UUID Low-DWORD T ransmit Capture Register (1588_SRC_UUID_LO_TX_CAPTURE_x) Note: The selection between Sync or Delay_Req packets is based on the corresponding master/sl[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 209 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.9 GPIO 8 15 88 Clock High-DWORD Captu r e Register (1588_CLOCK_HI_C APTURE_GPIO_8) This read only register combined with the GPIO 8 15 88 Clock Low-DWORD Capture Register (1588_CLOCK_LO_C[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 210 SMSC LAN9312 DA T ASHEET 14.2.5.10 GPIO 8 1588 Clock Low-DWORD Captur e Register (1588_CLOCK_L O_CAPTURE_GPIO_8) This read only register combin ed with the GPIO 8 1588 Clo ck High-DWORD Capture Register (1588_CLOCK_HI_CA[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 21 1 Revision 1.4 (0 8-19-08) DA T ASHEET 14.2.5.1 1 GPIO 9 1588 Clock High-DW ORD Captur e Regis ter (1588_CLOCK_HI_CAPTURE_GPIO_9) This read only register combined with the GPIO 9 15 88 Clock Low-DWORD Capture Register (1588_CLOCK_L[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 212 SMSC LAN9312 DA T ASHEET 14.2.5.12 GPIO 9 1588 Clock Low-DWORD Captur e Register (1588_CLOCK_L O_CAPTURE_GPIO_9) This read only register combin ed with the GPIO 9 1588 Clo ck High-DWORD Capture Register (1588_CLOCK_HI_CA[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 213 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.1 3 1 588 Clock High-DWORD Register (1 588_CLOCK_HI) This read/write regi ster combined with 1588 Clock Low-DWORD Reg ister (158 8_CLOCK_LO) form t he 64-bit 1588 Clock value. The 1588 Cl[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 214 SMSC LAN9312 DA T ASHEET 14.2.5.1 4 1 588 Clock Low -DWORD Register (1588_CLOCK_LO) This read/write regi ster combined with 1588 Clock High-DWORD Re gister (1588_CLOCK_HI) form the 64-bit 1588 Clock value. The 1588 Clock[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 215 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.15 1588 Clock Addend Register (1588_CLOCK_ADDEND) This read/write register is resp onsible for ad justing the 64-b it 1588 Clock frequency . Refer to Chapter 1 1, "IEEE 1588 Hardware[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 216 SMSC LAN9312 DA T ASHEET 14.2.5.16 1588 Clock T arget High-DWO RD Register (158 8_CLOCK_T ARGET_HI) This read/write register comb ined with 1588 Clock T arget Low-D WORD Register (1588_CLOCK_T ARGET_LO) form the 64-bit 1[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 217 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.17 1588 Clock T arget Low-DWORD Register (1588_ CLOCK_T ARGET_LO) This read/write register combined with 1588 Clock T arget High-DWORD Register (1588_CLOCK_T ARGET_HI) form the 64-bit 158[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 218 SMSC LAN9312 DA T ASHEET 14.2.5.18 1588 Clock T arget Reload Hig h-DWO RD Register (1588_ CL OCK_T ARGET_R ELOAD_HI) This read/write regi ster combined with 1588 Clock T arget Reload/Add Low-D WORD Register (1588_CLOCK_T[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 219 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.19 1588 Clock T arget Reload/Add Low- DWORD R egister (1588_CLOCK_T ARGET_RELOAD_LO) This read/write register combined with 1588 Clock T arget Reload High-DWORD Register (1588_CLOCK_T ARG[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 220 SMSC LAN9312 DA T ASHEET 14.2.5.20 1588 Auxilia ry MAC Address High-WORD Regi ster (1588_ AUX_MAC_HI) This read/write register combin ed with the 1588 Auxiliar y MAC Address L ow-DWORD Regist er (1588_AUX_MAC_L O) forms [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 221 Revision 1.4 (08-19-08) DA T ASHEET 14.2.5.21 1588 Auxiliary MAC Address Low-DWORD Register (1588_AUX_MAC_L O) This read/write regist er combined with the 1588 Auxiliary MAC Address Hi gh-WORD Regi ster (1588_AUX_MAC_HI) forms the[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 222 SMSC LAN9312 DA T ASHEET 14.2.5.22 1588 Configuration Regis ter (1588_CONFIG) This read/write regist er is responsible for the configuration of the 1588 timestamps for all ports. Offset: 194 h Size: 32 bits BIT S DESCRIP[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 223 Revision 1.4 (08-19-08) DA T ASHEET 23 Master/Slave Port 1 (M_nS_1) When set, Port 1 is a time clock master and captu res timestamps when a Sync packet is transmitted and when a Delay_Req is received . When cleared, Port 1 is a ti[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 224 SMSC LAN9312 DA T ASHEET 13 Alternate MAC Address 1 Enab le Port 0(Host MA C) (MAC_AL T1 _EN_MII) This bit enables/ disables the alternate MAC address 1 on Port 0. 0: Disables alternate MAC a ddress on Port 0 1: Enables [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 225 Revision 1.4 (08-19-08) DA T ASHEET 5 Lock Enable GPIO 8 (LOCK_GPIO _8) This bit enable s/disables the GPIO 8 lock. This lock pr events a 1588 capture from overwriting the Cl ock value if the 1588_GPIO8 interrup t in the 1588 Inte[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 226 SMSC LAN9312 DA T ASHEET 14.2.5.2 3 1 588 Interrupt S tatu s and Enable Register (1588_INT_STS_EN) This read/write register con tains the IEEE 1588 interrupt status and enable bits. Writing a 1 to any of the interrupt st[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 227 Revision 1.4 (08-19-08) DA T ASHEET 3 1588 Port 0(Host MAC) TX Interr upt (1588_MII_TX_INT) This interrupt indicat es th at a packet from the Host MAC to the switch fabric matches the conf igured PTP p acket and the 1588 clock was[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 228 SMSC LAN9312 DA T ASHEET 14.2.5.24 1588 Command Register (1588_CMD) This register is used to issue 158 8 commands. Using t he clock snapshot bit allo ws the host to properly read the current IEEE 1588 clock values from t[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 229 Revision 1.4 (08-19-08) DA T ASHEET 14.2.6 Switch Fabric This section details the memo ry mapped System CSR’s which are related to the Switch Fabric. The flow control of a ll three ports of the switch fabric can be configured vi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 230 SMSC LAN9312 DA T ASHEET Note 14.4 The default value of th is field is determined b y the BP_EN_stra p_1 configuration st rap. The strap values are loaded during reset and ca n be re-written by the EEPROM Loader . Once t[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 231 Revision 1.4 (08-19-08) DA T ASHEET 14.2.6.2 Port 2 Manual Flow Control Register (MANUAL_FC_2) This read/writ e register allo ws for the manual configuration of the switch Port 2 flow control . This register also provides re ad ba[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 232 SMSC LAN9312 DA T ASHEET Note 14.8 The default value of th is field is determined b y the BP_EN_stra p_2 configuration st rap. The strap values are loaded during reset and ca n be re-written by the EEPROM Loader . Once t[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 233 Revision 1.4 (08-19-08) DA T ASHEET 14.2.6.3 Port 0(Host MAC ) Manual Fl ow Control Register (MANUAL_FC_MII) This read/write regist er allows f or the manual con figurat ion of th e swi tch Port 0 (H ost MAC) flo w control. This r[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 234 SMSC LAN9312 DA T ASHEET Note 14.12 The default value of this field is de termined by the BP_EN_st rap_mii configuration st rap. The strap value is loaded during reset and can be re-written by the EEPROM Loader . Once th[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 235 Revision 1.4 (08-19-08) DA T ASHEET 14.2.6.4 Switch Fabric CSR Interface Dat a Register (SWI TCH_CSR_DA T A) This read/write registe r is used in con junctio n with the Switch Fabric CSR I nterface Command Register (SWITCH_CSR_CMD[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 236 SMSC LAN9312 DA T ASHEET 14.2.6.5 Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD) This read/write register is used in conjunction with the Switch Fabric CSR Interface Dat a Register (SWITCH_CSR_DA T A) to c[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 237 Revision 1.4 (08-19-08) DA T ASHEET 19:16 CSR Byte Enable (CSR_BE[3:0]) This field is a 4-b it byte enable used f or selection of valid byt es during write operations. Bytes whic h are not selected wil l not be written to the corr[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 238 SMSC LAN9312 DA T ASHEET 14.2.6.6 Switch Fabric MAC Address High Register (SWITCH _MAC_ADDRH) This register contains the upper 16-bits of the MAC address used by the switch for Pause frames. This register is used in conj[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 239 Revision 1.4 (08-19-08) DA T ASHEET 14.2.6.7 Switch Fabric MAC Addres s Low Register (SWITCH_MAC _ADDRL) This register contains the lower 32-bits of the MA C address used b y the switch for Paus e frames. This register is used in [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 240 SMSC LAN9312 DA T ASHEET 14.2.6.8 Switch Fabric CSR Interface Direct Dat a Register (SWITCH_CSR_DIREC T_DA T A) This write-only register set is used t o perform direct ly addressed write o perations to the Switch Fab ric[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 241 Revision 1.4 (08-19-08) DA T ASHEET MAC_TX_CFG_2 0C40h 22Ch MAC_TX_FC_SETTINGS_2 0C41h 230h MAC_IMR_2 0C80h 234h Switch Engine CSRs SWE_ALR_CMD 1800h 238h SWE_ALR_WR_DA T_0 1801h 23Ch SWE_ALR_WR_DA T_1 1802h 240h SWE_ALR_CFG 1809h[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 242 SMSC LAN9312 DA T ASHEET BM_FC_RESUM E_L VL 1C03h 2A4h BM_BCST_L VL 1C04h 2A8h BM_RNDM_DSCRD_T BL_CMD 1C09h 2ACh BM_RNDM_DSCRD_TBL_WDA T A 1C0Ah 2B0h BM_EGRSS_PORT_TYPE 1C0Ch 2B4h BM_EGRSS_RA TE_00_01 1C0Dh 2B8h BM_EGRSS[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 243 Revision 1.4 (08-19-08) DA T ASHEET 14.2.7 PHY Management Interface (PMI) The PMI registers are used (by the EEPROM Lo ader only) to indirectly access the PHY regi sters. Refer to Section 14.4, "Ethernet PHY Control and S tat[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 244 SMSC LAN9312 DA T ASHEET 14.2.7.2 PHY Management Interf ace Access Regist er (PMI_ACCESS) This register is used to cont rol the management cycles to the PHYs. A PHY a ccess is initiated when this register is written. Thi[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 245 Revision 1.4 (08-19-08) DA T ASHEET 14.2.8 Virtual PHY This section det ails the Virtual PHY Syste m CSR’s. These registers p rovide status and control information similar to that of a real PHY while maintaining IEEE 802. 3 comp[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 246 SMSC LAN9312 DA T ASHEET 14.2.8.1 Virtu al PHY Basic Cont rol Register (VPHY_BASIC_CTRL) This read/write regist er is used to configure th e Virtual PHY . Note: This register is re-written in its entirety by the EEPROM L[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 247 Revision 1.4 (08-19-08) DA T ASHEET Note 14.16 The reserved bits 31-16 are used to pad the register to 32-bits so that each reg ister is on a DWORD boundary . When accessed seriall y (through the MII management protocol), the regi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 248 SMSC LAN9312 DA T ASHEET 14.2.8.2 Virtu al PHY Basic St atus Register (VPHY_BASIC_ST A TUS) This register is used to monitor the status of the Virtual PHY . Offset: Index (decimal ): 1C4h 1 Size: 32 bits BIT S DESCRIPTIO[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 249 Revision 1.4 (08-19-08) DA T ASHEET Note 14.17 The reserved bits 31-16 are used to pad the register to 32-bits so that each reg ister is on a DWORD boundary . When accessed seriall y (through the MII management protocol), the regi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 250 SMSC LAN9312 DA T ASHEET 14.2.8.3 Virtual PH Y Identifica ti on MSB Register (VPHY_ID_MSB) This read/wri te register co ntains the MSB of the Virtual PHY Orga nizationally Unique Id entifier (OUI). The LSB of the V irtua[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 251 Revision 1.4 (08-19-08) DA T ASHEET 14.2.8.4 Virtual PH Y Identifica ti on LSB Register (VPHY_ID_LSB) This read/write register cont ains the LSB of the V irtual PHY Organizationally Unique Identifie r (OUI). The MSB of the V irtua[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 252 SMSC LAN9312 DA T ASHEET 14.2.8.5 Virtual PH Y Auto-Nego tiation Advertisement Regist er (VPHY_AN_ADV) This read/write register contains the advertised ability of the Virtual PHY and is used in the Auto- Negotiation proc[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 253 Revision 1.4 (08-19-08) DA T ASHEET Note 14.27 The reserved bits 31-16 are used to pad the register to 32-bits so that each reg ister is on a DWORD boundary . When accessed seriall y (through the MII management protocol), the regi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 254 SMSC LAN9312 DA T ASHEET 14.2.8.6 Virtual PHY Auto-Negotiation Link Partner Ba se Page Ability Regi st er (V PHY_AN_LP _BASE_AB ILITY) This read-only register contains the advertised ab ility of the link partner ’s PHY[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 255 Revision 1.4 (08-19-08) DA T ASHEET Note 14.33 The reserved bits 31-16 are used to pad the register to 32-bits so that each reg ister is on a DWORD boundary . When accessed seriall y (through the MII management protocol), the regi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 256 SMSC LAN9312 DA T ASHEET 14.2.8.7 Virtual PHY Auto-Negotiation Exp a nsion Register (VPHY_AN_EXP) This register is used in t he Auto-Negotiation process. Note 14.37 The reserved bits 31-16 are used to pad the register to[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 257 Revision 1.4 (08-19-08) DA T ASHEET 14.2.8.8 Virtual PHY S pecial Control/St atus Register (VPHY_SPECIAL_CONTROL_ST A TUS) This read/writ e register cont ains a current li nk speed/duplex in dicator and SQE control . Offset: Index[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 258 SMSC LAN9312 DA T ASHEET Note 14.42 The reserved bits 31-16 are used to pad the register to 32-bits so that each reg ister is on a DWORD boundary . When accessed seriall y (through the MII management protocol), the regis[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 259 Revision 1.4 (08-19-08) DA T ASHEET 14.2.9 Miscellaneous This section details the remaind er of the System CSR’s. These registers a llow for monitori ng and configuration of various LAN9312 functi ons such as the Ch ip ID/revisi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 260 SMSC LAN9312 DA T ASHEET 14.2.9.2 Byte Order T est Register (BYTE_TEST) This read-only regist er can be used to determine th e byte ordering of th e current configuration. Byte ordering is a function of the host data bus[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 261 Revision 1.4 (08-19-08) DA T ASHEET 14.2.9.3 Hardware Configuratio n Register (HW_C FG) This register allows th e configuration of various hardware fe atures including TX/RX FIFO sizes, Ho st MAC transmit threshold prop erties, an[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 262 SMSC LAN9312 DA T ASHEET Note 14.47 The default value of this field is determined by the configuration strap auto_mdi x_strap_2. See Sectio n 4.2.4, "Configurat ion S traps," on page 40 for more information. No[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 263 Revision 1.4 (08-19-08) DA T ASHEET 14.2.9.4 Power Management Co ntrol Register (PMT_CTRL) This read-write register controls the pow er mana gement features an d the PME pin of the LAN9312 . The ready state of the LAN9312 can be d[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 264 SMSC LAN9312 DA T ASHEET 8:7 RESER VED RO - 6 PME Buffer T ype (PME_TYPE) When this bit is cle ared, the PME pin funct ions as an open-drain buffer for use in a wired-or configura tion. When set , the PME pin is a push-p[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 265 Revision 1.4 (08-19-08) DA T ASHEET 14.2.9.5 General Purpose T imer Configuration Register (GPT_CFG) This read/write register configures the LAN9312 General Purpose T imer (GPT). The GP T can be configured to generate ho st interr[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 266 SMSC LAN9312 DA T ASHEET 14.2.9.6 General Purpose T imer Count Register (GPT_CNT) This read-only register reflects the current general purpose timer (GPT) value. The register should be used in conjuncti on with the Gener[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 267 Revision 1.4 (08-19-08) DA T ASHEET 14.2.9.7 Free Running 25MHz Counter Register (FREE_RUN) This read-only register reflects the current value of the free-running 25MHz coun ter . Refer to Sect ion 12.2, "Free-Running Cl ock,[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 268 SMSC LAN9312 DA T ASHEET 14.2.9.8 Reset Control Register ( RESET_CTL) This register contains so ftware controlle d resets. Note: This register can b e read while the LAN931 2 is in the reset or not rea dy states. Off set[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 269 Revision 1.4 (08-19-08) DA T ASHEET 14.3 Host MAC Contro l and St atus Registers This section details the Host MA C Syst em CSR’s. These registers are located in the Host MAC and are accessed indirectly via the HBI system CSR’[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 270 SMSC LAN9312 DA T ASHEET 14.3.1 Host MAC Control Register (HMAC_CR) This read/write re gister establishes the RX and TX operat ion modes and controls for address filtering and pa cket filtering. Refer to Chapter 9, "[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 271 Revision 1.4 (08-19-08) DA T ASHEET 16 Pass Bad Frames (P ASSBAD) When set, all inco ming frames that passed address filterin g are received, including runt frames and collided frames. Refer to Section 9.4, "Address Filtering[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 272 SMSC LAN9312 DA T ASHEET 7:6 BackOff Limit (BOLMT) The BOLMT bits allow the user to set the back-off limit in a relaxed or aggressive mode. According to IEEE 802 .3, the Host MAC has to wait for a random number [r] of sl[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 273 Revision 1.4 (08-19-08) DA T ASHEET 14.3.2 Host MAC Address Hi gh Register (HMAC_ADDRH) This read/write regi ster contains the up per 16-bits of the physical address of the Ho st MAC. The contents of this register are optionally l[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 274 SMSC LAN9312 DA T ASHEET 14.3.3 Host MAC Address Low Register (HMAC_ADDRL) This read/write register cont ains the lower 32-bits of the physical address of the Host MAC. The contents of this register are optionally loaded[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 275 Revision 1.4 (08-19-08) DA T ASHEET 14.3.4 Host MAC Multicast Hash T a ble High Register (HMAC_HASHH) The 64-bit Multicast table is used for group address fi ltering. For hash fil tering, the cont ents of the destination addre ss [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 276 SMSC LAN9312 DA T ASHEET 14.3.5 Host MAC Multicast Hash T a ble Low Register (HMAC_HASHL) This read/write regist er defines the lower 32-bits of the Multicast Hash T able. Please refer to the Host MAC Multicast Hash T ab[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 277 Revision 1.4 (08-19-08) DA T ASHEET 14.3.6 Host MAC MII Access Register (HMAC_MII_ACC) This read/wri te regist er i s used in co njun ction w it h t he Host MAC MII Data Register (HMAC_MII_DA T A) to access the internal PHY regist[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 278 SMSC LAN9312 DA T ASHEET 14.3.7 Host MAC MII Dat a Re gister (HMAC_MII_DA T A) This read/write regist er is used in conjunction with the Host MAC MII Access Register (HMAC_MII_ACC) to access the internal PHY registers. T[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 279 Revision 1.4 (08-19-08) DA T ASHEET 14.3.8 Host MAC Flow Cont rol Register (HMAC_FLOW) This read/write re gister controls the generation and reception of the Control (Pause command) fr ames by the Host MAC’s flow control b lock.[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 280 SMSC LAN9312 DA T ASHEET 0 Flow Control Busy (FCBSY) In full-duplex mod e, this bit should re ad logical 0 befo re writing to the Ho st MAC Flow Control (HMAC_FLOW) regist er . T o initiate a P AUSE control frame, the bi[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 281 Revision 1.4 (08-19-08) DA T ASHEET 14.3.9 Host MAC VLAN1 T ag Register (HMAC_VLAN1) This read/write register contains the VLAN tag field to identify VLAN1 fra mes. When a VLAN1 frame is detected, t he legal frame lengt h is incre[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 282 SMSC LAN9312 DA T ASHEET 14.3.10 Host MAC VLAN2 T ag Register (HMAC_VLAN2) This read/write register contains the VLAN tag field to identify VLAN2 fra mes. When a VLAN2 frame is detected, t he legal frame lengt h is incre[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 283 Revision 1.4 (08-19-08) DA T ASHEET 14.3.1 1 Host MAC W ake-u p Frame Filter Register (HMAC_WUFF) This write-only registe r is used to configure th e wake-up frame filter . Refer to Section 9.5, "W ake-up Frame De tection,&qu[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 284 SMSC LAN9312 DA T ASHEET 14.3.12 Host MAC W ake-up Control a nd St atus Register (HMAC_WUCSR) This read/write regi ster contains data and control settings pertaining to the Host MAC’s remote wake- up status and capabil[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 285 Revision 1.4 (08-19-08) DA T ASHEET 14.4 Ethernet PHY Cont rol and S t atus Registers This section details the various LAN9312 Ethernet P HY control and status re gisters. The LAN9 312 contains three PHY’s: Port 1 PHY , Port 2 P[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 286 SMSC LAN9312 DA T ASHEET 17 PHY_MODE_CONTROL_ST A TUS_x Port x PHY Mo de Control/S tatus Register , Section 14.4.2.8 18 PHY_SPECIAL_MODES_x Port x PHY S pecial Modes Register , Section 14.4.2. 9 27 PHY_SPECIAL_C ONTROL_S[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 287 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.1 Port x PHY Basic Co ntro l Register (PHY_BASIC_CONTROL_x) This read/write register is used to configure the Port x PHY . Note: This register is re-written in its entirety by the EEPROM [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 288 SMSC LAN9312 DA T ASHEET Note 14.49 The default value of this bit is dete rmined by the logical OR of the Auto-Negot iation strap (autoneg_strap_1 fo r Port 1 PHY , autoneg_strap_2 for Port 2 PHY) and the speed select st[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 289 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.2 Port x PHY Basic S tatus Register (PHY_BASIC_ST A TUS_ x) This register is used to monitor the status of the Port x PHY . Index (decimal ): 1 Size: 1 6 bits BIT S DESCRIPTION TYPE DEFAU[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 290 SMSC LAN9312 DA T ASHEET Note 14.52 The PHY supports 100BASE-TX (half and full duplex) and 10BA SE-T (half and full duplex) only . All other modes will always return as 0 (una ble to perform). 3 Auto-Negotiation Ability [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 291 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.3 Port x PHY Identif icati on MS B Register (P HY_ID_MSB_x) This read/write register con t a ins the MSB of the Organizationally Unique Identifier (OUI) for the Port x PHY . The LSB of th[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 292 SMSC LAN9312 DA T ASHEET 14.4.2.4 Port x PHY Identif icati on LSB Register (PHY_ID_LSB_x) This read/wri te register co ntains the LSB of the Or ganizationally Uni que Ident ifier (OUI) for the Port x PHY . The MSB of the[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 293 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.5 Port x PHY Auto-Negot iation Advertisement Register (PHY_AN_ADV_x) This read/write register contains the advertised ability of the Port x PHY and is used in the Auto- Negotiation proces[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 294 SMSC LAN9312 DA T ASHEET Note 14.53 The Pause and Asymmetric Pause bits are loaded into the PHY register s by the EEPROM Loader . Note 14.54 The default value of t his bit is determin ed by the Manual Fl ow Control Enabl[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 295 Revision 1.4 (08-19-08) DA T ASHEET 11 1 T able 14.9 10BASE-T Half Duplex Advertisement Bit Default V alue autoneg_strap_ x s peed_strap_x Defau lt 10BASE-T Half Duplex (Bit 5) V alu e[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 296 SMSC LAN9312 DA T ASHEET 14.4.2.6 Port x PHY Auto-Negotiation Link Partner Base Page Ability Register (PHY_AN_LP_BASE_ABILITY_x) This read-only register contains the advertised ab ility of the link partner ’s PHY and i[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 297 Revision 1.4 (08-19-08) DA T ASHEET Note 14.57 The Port 1 & 2 PHY’s support only IEEE 802.3. 6 10BASE-T Full Duplex This bit indicate s the link partner PHY 10BASE-T full duplex capability . 0: 10BASE-T full du plex ability [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 298 SMSC LAN9312 DA T ASHEET 14.4.2.7 Port x PHY Auto-Negot iation Exp ansion Register (PHY_AN_EXP_x) This read/write register is used in the Auto-Negotiation process between the l ink partner and the Port x PHY . Index (dec[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 299 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.8 Port x PHY Mode Control/S tatus Register (PHY_MODE_CONTROL_ST A TUS_x) This read/write regist er is used to control an d monitor various Port x PH Y configuration options. Index (decima[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 300 SMSC LAN9312 DA T ASHEET 14.4.2.9 Port x PHY Special Mode s Register (PHY_SPECIAL_MODES_x) This read/write regist er is used to control the special modes of the Port x PHY . Note: This register is re-w ritten by the EEPR[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 301 Revision 1.4 (08-19-08) DA T ASHEET 01 1 100BASE-TX Full Dupl ex. Auto-negotiation disabled. CRS is active during Receive. 1001 N/A 100 100BASE-TX Half Duplex is adverti sed. Auto- negotiation en abled. CRS is active during Transm[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 302 SMSC LAN9312 DA T ASHEET 14.4.2.10 Port x PHY Special Control/S tatus In dication Register (PHY_ SPECIAL_CONTROL_ST A T_IND_x) This read/write regist er is used to control various op tions of the Port x PHY . Note 14.61 [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 303 Revision 1.4 (08-19-08) DA T ASHEET T able 14.1 1 Auto-MDIX Ena ble and Auto-MDIX St ate Bit Functionality Auto-MDIX Enable (Bit 14) Auto-MDIX State (Bit 13) M ODE 0 0 Manual mode, no crossover 0 1 Manual mode, crossover 1 0 Auto-[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 304 SMSC LAN9312 DA T ASHEET 14.4.2.1 1 Port x PHY Interrupt Source Flags Register (PHY_INTERRUPT _SOURCE_x) This read-only register is used to det ermine to so urce of various Port x PHY interrupts. All interrupt source bit[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 305 Revision 1.4 (08-19-08) DA T ASHEET 14.4.2.12 Port x PHY Interrupt Mask Register (PHY_INTERRUPT_MASK_x) This read/write register is used to enable or mask the various Port x PHY interru pts and is used in conjunction with the Port[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 306 SMSC LAN9312 DA T ASHEET 14.4.2.13 Port x PHY S pecial Control /St atus Register (PHY_SPEC IAL_CONTROL_ST A TUS_x) This read/write regist er is used to control and mon itor various options of th e Port x PHY . Index (dec[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 307 Revision 1.4 (08-19-08) DA T ASHEET 14.5 Switch Fabric Cont rol and S t atus Registers This section details the various LAN9312 switch control and status registers that reside within the switch fabric. The switch control an d stat[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 308 SMSC LAN9312 DA T ASHEET 0414h MAC_RX_256_ TO_51 1_ CNT_MII Port 0 MAC Receive 256 to 51 1 Byte Coun t Register , Section 14.5. 2.7 0415h MAC_RX_512_TO_1023 _CNT_MII Port 0 MAC Receive 512 to 1023 Byte Cou nt Register , [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 309 Revision 1.4 (08-19-08) DA T ASHEET 0455h MAC_TX_65_TO_127_ CNT_MII Port 0 MAC T ransmit 65 to 127 Byte C ount Register , Section 14.5. 2.29 0456h MAC_TX_128_TO_255_ CNT_MII Port 0 MAC T ransmit 128 to 255 Byte Count Register , Se[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 310 SMSC LAN9312 DA T ASHEET 0812h MAC_RX_65_TO_127_CNT_1 Port 1 MAC Receive 65 to 127 Byte C ount Register , Section 14.5. 2.5 0813h MAC_RX_128_TO_255_CNT_1 Port 1 MAC Receive 128 to 255 Byte Count Register , Section 14.5. [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 31 1 Revision 1.4 (0 8-19-08) DA T ASHEET 0852h MAC_TX_P AUSE_CNT_1 Port 1 MAC Transmit Pause Count Register , Secti on 14.5.2.26 0853h MAC_TX_PKTOK_CNT_1 Port 1 MAC Tr ansmit OK Count Re gister , Se ction 14.5.2.27 0854h MAC_RX_64_ C[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 312 SMSC LAN9312 DA T ASHEET 0C10h MAC _RX_UNDSZE_CNT_2 Port 2 MAC Receive Undersize Co unt Register , Section 14.5. 2.3 0C1 1h MAC_ RX_64_CNT_2 Port 2 MAC Receive 64 Byte Count Register , Section 14.5.2. 4 0C12h MAC_RX_65_T[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 313 Revision 1.4 (08-19-08) DA T ASHEET 0C42h-0C50h RESERVED Rese rved for Future Use 0C51h MAC_TX_DEFER_CNT_2 Port 2 MAC Transmit Deferred Count Register , Section 14.5. 2.25 0C52h MAC_TX_P AUSE_CNT_2 Port 2 MAC Transmit Pause Count [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 314 SMSC LAN9312 DA T ASHEET Switch Engine CSRs 1800h SWE_ALR_CMD Switch Engin e ALR Command Register , Section 14.5. 3.1 1801h SWE_ALR_WR_DA T_ 0 Switch Engine ALR Write Data 0 Register , Secti on 14.5.3.2 1802h SWE_ALR_WR_[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 315 Revision 1.4 (08-19-08) DA T ASHEET 1847h SWE_INGRESS _PORT_TYP Switch Engine Ingress Port T ype Register , Section 14.5. 3.22 1848h SWE_BCST_THROT Switch Engine Broadcast Throttling Register, Section 14. 5.3.23 1849h SWE_ADMT_N_M[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 316 SMSC LAN9312 DA T ASHEET 1C02h BM_FC_P AUSE_L VL Buf fer Manager Flow Control Pause Le vel Register , Section 14.5. 4.3 1C03h BM_FC_RESUME_L VL Buffe r Manager Flow Co ntrol Resume Le vel Register , Section 14.5. 4.4 1C0[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 317 Revision 1.4 (08-19-08) DA T ASHEET 1C20h BM_IMR Buffer Manager Interru pt Mask Register , Section 14.5.4 .26 1C21h BM_IP R Buf fer Manager Interrupt Pendi ng Register , Secti on 14.5.4.27 1C22 h -FFFF h RESER VED Reserved for Fut[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 318 SMSC LAN9312 DA T ASHEET 14.5.1 General Switch CSRs This section details the gen eral switch fabric CSRs. These registers control the main reset and interrupt fu nctions of the swi tch fabric. A list of the general swi t[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 319 Revision 1.4 (08-19-08) DA T ASHEET 14.5.1.2 Switch Reset Register (SW_RESET) This register contains the switch fabri c global reset. Refer to Sect ion 4.2, "Resets," on page 36 for more information. Register #: 0001h Si[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 320 SMSC LAN9312 DA T ASHEET 14.5.1.3 Switch Global Interr upt Mask Register (SW_IMR) This read/write register co ntains the global interr upt mask for the switch fabric interrupts. All switch related interrupts in the Switc[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 321 Revision 1.4 (08-19-08) DA T ASHEET 14.5.1.4 Switch Global Interr upt Pe nding Register (SW_IPR) This read-only register con tains the pending global interrupts for the switch f abric. A set bit in dicates an unmasked bit in the c[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 322 SMSC LAN9312 DA T ASHEET 14.5.2 Switch Port 0, Port 1, and Port 2 CSRs This section details the switch Port 0(Host MAC) , Port 1, and Port 2 CSRs. Each port provides a functionally identical set of registers which allow [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 323 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.2 Port x MAC Receive Confi guration Register (MAC_RX_CFG _x) This read/write register con figures the packet type passing parameters of the port. Register #: Port0: 0401h Size: 32 bits Po[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 324 SMSC LAN9312 DA T ASHEET 14.5.2.3 Port x MAC Receive Undersize Count Register (MAC_RX_UNDSZE_CNT_x) This register provides a counter of undersized packets received by the port. The count er is cleared upon being read. Re[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 325 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.4 Port x MAC Receive 64 Byte Count Register (MAC_RX_64_CNT_ x) This register provides a count er of 64 byte packets received by the port. The counter is cleared up on being read. Note: A [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 326 SMSC LAN9312 DA T ASHEET 14.5.2.5 Port x MAC Receive 65 to 127 Byte Count Register (MAC_RX_65_TO_127_ CNT_x) This register provides a counter of received packets between the size of 65 to 127 bytes. The count er is clear[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 327 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.6 Port x MAC Receive 128 to 255 Byte Count Register (M AC_RX_128_TO _255_CNT_x) This register provides a counte r of received packets between the size of 128 to 255 bytes. The co unter is[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 328 SMSC LAN9312 DA T ASHEET 14.5.2.7 Port x MAC Receive 256 to 51 1 Byte Count Register (MAC_RX_256_TO_51 1_CNT_x) This register provides a counter of received packets between the size of 25 6 to 51 1 bytes. The counter is [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 329 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.8 Port x MAC Receive 512 to 1023 Byte Count Register (MAC _RX_512_T O_1023_CNT_x) This register pro vides a counter of received packets between the size of 512 to 1023 bytes. The counter [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 330 SMSC LAN9312 DA T ASHEET 14.5.2.9 Port x MAC Receive 1024 to Max Byte Count Register (MAC_RX_1024_T O_MAX_CNT_x) This register provides a counter of received p ackets between the size of 1024 to the maxi mum allowable nu[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 331 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.10 Port x MAC Receive Oversize Count Register (M AC_RX_OVRSZ E_CNT_x) This register provides a counter of received packet s with a size greater than the max imum byte size. The counter is[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 332 SMSC LAN9312 DA T ASHEET 14.5.2.1 1 Port x MAC Receive OK Co unt Register (MAC_ RX_PKTOK_CNT_x) This register provides a counter of rece ived packets that are or proper length and are free of e rrors. The counter is cl e[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 333 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.12 Port x MAC Receive CRC Error Count Register (MAC_RX_CRCERR_CNT_x) This register provides a counter of received packets that with CRC erro rs. The counte r is cleared upon being read. R[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 334 SMSC LAN9312 DA T ASHEET 14.5.2.13 Port x MAC Receive Multicast Count Register (M AC_RX_MULCST_CNT_x) This register provides a counter of valid rece ived packets with a multicast destination a ddress. The counter is clea[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 335 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.14 Port x MAC Receive Broadcast Count Register (M AC_RX_BRDCST_CNT_x) This register provides a counter of valid received packets with a broadcast destination address. T he counter is clea[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 336 SMSC LAN9312 DA T ASHEET 14.5.2.15 Port x MAC Receive Pause Fram e Count Register (MAC_RX_P AUSE_CNT_x) This register provides a counter of vali d received pause frame packets. The counter is cleared upon being read. Not[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 337 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.16 Port x MAC Receive Fragment Er ror Count Register (MAC_RX_FRAG _CNT_x) This register provides a cou nter of received packets of less than 64 bytes and a FCS error . The co unter is cle[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 338 SMSC LAN9312 DA T ASHEET 14.5.2.17 Port x MAC Receive Jabber Erro r Count Register (MAC_RX_JABB_CNT_x) This register provides a counter of received packets with greater than t he maximum allowable number of bytes and a F[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 339 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.18 Port x MAC Receive Alignment Error Count Register (MAC_RX_ALIGN_CNT_x) This register provides a counter of received packets with 64 bytes t o the maximum allowable, and a FCS error . T[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 340 SMSC LAN9312 DA T ASHEET 14.5.2.19 Port x MAC Receive Packet Lengt h Count Register (M AC_RX_PKTLEN_CNT_x) This register provides a cou nter of total bytes received. The counter is cleared upon being read. Note: If neces[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 341 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.20 Port x MAC Receive Good Packet Length Count Register (MAC_RX_GOODPKTLEN_C NT_x) This register p rovides a counter o f total bytes received in good p ackets. The counter is cleare d upo[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 342 SMSC LAN9312 DA T ASHEET 14.5.2.21 Port x MAC Receive Symbol Erro r Count Register (MAC_RX_SYMBOL_ CNT_x) This register prov ides a counter of received packe ts with a symbol error . T he counter is cleared upon being re[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 343 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.22 Port x MAC Receive Control Fram e Count Register (MAC_RX_ CTLFRM_CNT_x) This register provides a co unter of good packets with a type field of 8808h. The counter is cleared upon being [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 344 SMSC LAN9312 DA T ASHEET 14.5.2.23 Port x MAC T ransmit Conf iguration Register (MAC_TX_CFG_x) This read/write regist er configures the transmit packet parameters of the port. Register #: Port0: 0440h Size: 32 bits Port1[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 345 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.24 Port x MAC T ransmit Flow Control Settings Register (MAC_TX_FC_SETTINGS_x) This read/write regist er configures the flow control settings of the port. Register #: Port0: 0441h Size: 32[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 346 SMSC LAN9312 DA T ASHEET 14.5.2.25 Port x MAC T ransmit Deferred Count Register (MAC_T X_DEFER_CNT_x) This register provide s a counter deferred packets. The counter is cleared upon being read . Register #: Port0: 0451h [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 347 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.26 Port x MAC T ransmit Pause Count Register (MAC_TX_P AUSE_CNT_x) This register provides a counter of transmit ted pause packets. The counter is cleared upon being read. Register #: Port[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 348 SMSC LAN9312 DA T ASHEET 14.5.2.27 Port x MAC T ransmit OK C ount Register (MAC_TX_PKT OK_CNT_x) This register provides a counter of successful transmissions. T he counter is cleared upon be ing read. Register #: Port0: [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 349 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.28 Port x MAC T ransmit 64 Byte Count Register (MAC_TX_64_CNT_x) This register provides a cou nter of 64 byte packe ts transmitted by the port. The counter is cleared upon being read. Reg[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 350 SMSC LAN9312 DA T ASHEET 14.5.2.29 Port x MAC T ransmit 65 to 127 By te Count Register (MAC_TX_65 _TO_12 7_CNT_x) This register provide s a counter of transmitted packets between the size of 65 to 127 bytes. The counter [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 351 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.30 Port x MAC T ransmit 128 to 255 Byte Count Register (MAC_TX_128_T O_255_CNT_x) This register prov ides a counter of tra nsmitted packets between the size of 12 8 to 255 bytes. The coun[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 352 SMSC LAN9312 DA T ASHEET 14.5.2.31 Port x MAC T ransmit 256 to 51 1 Byte Count Register (MAC_TX_256_T O_51 1_CNT_x) This register provides a counter of transmitted p a ckets bet ween the size of 256 to 5 1 1 bytes. The c[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 353 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.32 Port x MAC T ransmit 512 to 1023 Byte Count Register (MAC_TX_512_TO_1023_CNT_x) This register provides a counter of t ransmitted packets between the size of 512 to 1023 byt es. The cou[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 354 SMSC LAN9312 DA T ASHEET 14.5.2.33 Port x MAC T ransmit 1024 to Max By te Count Register (M AC_TX_1024_TO_MAX_CNT_x) This register provides a counte r of transmitted packe ts between the size of 1024 to the maximum allow[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 355 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.34 Port x MAC T ransmit Undersiz e Count Regist er (MAC_TX_UNDSZE_CNT_x) This register provides a counter of undersize d packe ts transmitted by the port. The counter is cleared upon bein[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 356 SMSC LAN9312 DA T ASHEET 14.5.2.35 Port x MAC T ransmit Packet Leng th Count Register (MAC_TX_PKTLEN_CNT_x) This register provides a counter of total bytes transmitted. The cou nter is cleared upon being rea d. Register [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 357 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.36 Port x MAC T ransmit Broadcast Count Register (MAC_TX_BRDCST_CNT_x) This register provides a counter of transmitt ed broadcast packets. The counter is cleare d upon being read. Registe[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 358 SMSC LAN9312 DA T ASHEET 14.5.2.37 Port x MAC T ransmit Multicast Count Register (MAC_T X_MULCST_CNT_x) This register provides a cou nter of transmitted mu lt icast packets. The counter is cleared upon being read. Regist[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 359 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.38 Port x MAC T ransmit Late Collision Count Registe r (MAC_TX_LA TECOL_CNT_x) This register provides a counter of transmitted pa ckets which experien ced a late collision. The counter is[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 360 SMSC LAN9312 DA T ASHEET 14.5.2.39 Port x MAC T ransmit Excessive Coll ision C ount Regi ster (MAC_TX_EXCCOL_CN T_x) This register provides a counter of transmitted packets which experienced 16 collisi ons. The counter i[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 361 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.40 Port x MAC T ransmit Single Collisi on Count Register (MAC_TX_SNGLECOL_CNT_x) This register provides a counter of transmitted packets which ex perienced exactly 1 collision. The counte[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 362 SMSC LAN9312 DA T ASHEET 14.5.2.4 1 Port x MAC T ransmit Multiple Colli sion Co unt Register (MAC_TX_MUL TICOL_CNT _x) This register provides a counter of tran smitted pa ckets which experienced between 2 a nd 15 collisi[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 363 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.42 Port x MAC T ransmit T ot al Collis ion Count Register (MAC_TX_TO T ALCOL_CNT_x) This register provides a counter of total collisions including late collisi ons. The counter is cl eare[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 364 SMSC LAN9312 DA T ASHEET 14.5.2.43 Port x MAC Interrupt Mask Register (MAC_IMR_x) This register contains the Port x interru pt mask. Port x related interrupt s in the Port x MAC Interrupt Pending Register (MAC_IPR_x) may[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 365 Revision 1.4 (08-19-08) DA T ASHEET 14.5.2.44 Port x MAC Interrupt Pending Register (MAC_IPR_x) This read-only registe r cont ains the pendi ng Port x interrupts. A set bit indicates an in terrupt has been triggered . All interrup[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 366 SMSC LAN9312 DA T ASHEET 14.5.3 Switch Engine CSRs This section details the switch engine related CSRs. The se registers allow config uration and monitoring of the various switch engi ne components including the ALR, VLA[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 367 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.2 Switch Engine ALR Write Dat a 0 Register (SWE_ALR_WR_DA T_0) This register is used in conjunction with the Switch Engine ALR Write Data 1 Register (SWE_ALR_WR_DA T_1) and contains the f[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 368 SMSC LAN9312 DA T ASHEET 14.5.3.3 Switch Engine ALR Write Dat a 1 Register (SWE_ALR_WR_DA T_1) This register is used in conjunction with the Switch Engine ALR Write Data 0 Register (SWE_ALR_WR_DA T_0) and contains the la[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 369 Revision 1.4 (08-19-08) DA T ASHEET 18:16 Port These bits indicate the p ort(s) associated with this MAC address. When bit 18 is cleared, a single port i s selected. W hen bit 18 i s set, multip le ports are selected. R/W 000b 15:[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 370 SMSC LAN9312 DA T ASHEET 14.5.3.4 Switch Engine ALR Read Da t a 0 Register (SWE_ALR_RD_DA T_0) This register is used i n conjunction with the Swit ch Engine ALR Read Data 1 Register (SWE_ALR_RD_DA T _1) to read the ALR t[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 371 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.5 Switch Engine ALR Read Da t a 1 Register (SWE_ALR_RD_DA T_1) This register is used i n conjunction with the Swit ch Engine ALR Read Data 0 Register (SWE_ALR_RD_DA T _0) to read the ALR [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 372 SMSC LAN9312 DA T ASHEET 18:16 Port These bits indicate the p ort(s) associated with this MAC address. When bit 18 is cleared, a single port i s selected. W hen bit 18 i s set, multip le ports are selected. RO 000b 15:0 [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 373 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.6 Switch Engine ALR Command S ta tus Register (SWE_ALR_CMD_STS) This register indica tes the current ALR command status. Note 14.62 The default value of this bit is 0 immediatel y followi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 374 SMSC LAN9312 DA T ASHEET 14.5.3.7 Switch Engine ALR Config uration Register (SWE_ALR_CFG) This register contro ls the ALR aging timer duration . Register #: 1809h Size: 32 bits BIT S DESCRIPTION TYPE DEFAULT 31:1 RESERVE[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 375 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.8 Switch Engine VLAN Command Register (SWE_VLAN_CMD) This register is used to read and writ e the VLAN or Port VID tables. A write to th is address performs the specified access. For a re[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 376 SMSC LAN9312 DA T ASHEET 14.5.3.9 Switch Engine VLAN W rite Data Register (SWE_VLAN_WR_DA T A) This register is used writ e the VLAN or Port VID tables. Register #: 180Ch Size: 3 2 bits BIT S DESCRIPTION TYPE DEFAULT 31:[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 377 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.10 Switch Engine VLAN Read Dat a Register (SWE_VLAN_RD_DA T A) This register is used to read the VLAN or Port VID tables. Register #: 180Eh Size: 32 bits BIT S DESCRIPTION TYPE DEFAULT 31[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 378 SMSC LAN9312 DA T ASHEET 14.5.3.1 1 Switch Engine VLAN Command St atus Register (SWE_VLAN_CMD_STS) This register indica tes the current VLAN command status. Register #: 1810h Size: 32 bits BIT S DESCRIPTION TYPE DEFAULT [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 379 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.12 Switch Engine DIFFSERV T able Command Register (SWE_DIFFSER V_TBL_CFG) This register is used t o read and write the DIFFSERV t able. A write t o this address performs the specified acc[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 380 SMSC LAN9312 DA T ASHEET 14.5.3.13 Switch Engine DIFFSERV T able W rit e Dat a Register (SWE_DIFFSERV_TBL_WR_DA T A) This register is used to write th e DIFFSERV table. The DIFFSERV table is not initialized upon reset on[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 381 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.14 Switch Engine DIFFSERV T able Read Dat a Register (SWE_DIFFSERV_TBL_RD_DA T A) This register is used to read the DIFFSERV table. Register #: 1813h Size: 32 bits BIT S DESCRIPTION TYPE [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 382 SMSC LAN9312 DA T ASHEET 14.5.3.15 Switch Engine DIFFSER V T able Command St atus Register (SWE_DIFFSER V_TBL_CMD_STS) This register indi cates the current DIF FSERV command status. Register #: 1814h Size: 32 bits BIT S [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 383 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.16 Switch Engine Global Ingress Conf iguration Register (SWE_GLOBAL_ INGRSS_CFG) This register is used to configure the global in gress rules. Register #: 1840h Size: 32 bits BIT S DESCRI[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 384 SMSC LAN9312 DA T ASHEET 1 VL Higher Priority When this bit is set and VLANs are enabled, the priority fr om the VLAN tag has higher priority than the IP TOS/SC fiel d. R/W 1b 0 VLAN Enable When set, VLAN ingre s s rules[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 385 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.17 Switch Engine Port Ingress Conf iguration Register (SWE_PORT_INGRSS_CFG ) This register is used to configure the per port ingress rules. Register #: 1841h Size: 32 bits BIT S DESCRIPTI[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 386 SMSC LAN9312 DA T ASHEET 14.5.3.18 Switch Engine Admit Only VLAN Register (SWE_ADMT_ONL Y_VLAN) This register is used to configure the per port ingress rule for allowing on ly VLAN tagged packets . Register #: 1842h Size[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 387 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.19 Switch Engine Port St ate Register (SWE_PORT_ST A T E) This register is used to configure the per po rt spanning tree state. Register #: 1843h Size: 32 bits BIT S DESCRIPTION TYPE DEFA[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 388 SMSC LAN9312 DA T ASHEET 14.5.3.2 0 Switch Engine Pr iority to Queue Register (SWE_PRI_TO_QU E) This register specifies the T r affic Class table that maps the p acket priority into t he egress queues. Register #: 1845h [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 389 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.21 Switch Engine Port Mi rroring Register (SWE_PORT_MIRROR) This register is used to configure port mirrorin g. Register #: 1846h Size: 32 bits BIT S DESCRIPTION TYPE DEFAULT 31:9 RESERVE[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 390 SMSC LAN9312 DA T ASHEET 14.5.3.22 Switch Engine Ingress Port T ype Register (SWE_INGRSS_PORT_TYP) This register is used to enabl e the special taggi ng mode used to determine the destinati on port based on the VLAN tag [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 391 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.23 Switch Engine Broadcast Thr ottling Regi ster (SWE_BC ST_THROT) This register configure s the broadcast input rate t hrottling. Register #: 1848h Size: 32 bits BIT S DESCRIPTION TYPE D[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 392 SMSC LAN9312 DA T ASHEET 14.5.3.24 Switch Engine Admit Non Member Register (SWE_ADMT_N_MEMBER) This register is used to allow access to a VLAN even if the ingress port is not a member . Register #: 1849h Size: 32 bits BI[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 393 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.25 Switch Engine Ingress Rate Co nf iguration Register (SWE_INGRSS_RA TE_CFG) This register , along with the se ttin gs accessib le vi a the Switch Engine I ng ress Rate C omma nd R egist[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 394 SMSC LAN9312 DA T ASHEET 14.5.3.26 Switch Engine Ingress Rate Co m mand Register (SWE_INGRSS_RA TE_C MD) This register is used to indirectly read and write t he ingress rate metering/color table registe rs. A write to th[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 395 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.26.1 INGRESS RATE T ABLE REGISTERS The ingress rate meteri ng/color table consists of 24 Committed Info rmation Rate (CIR) regi sters (one per port/priority), a Committ ed Burst Size regi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 396 SMSC LAN9312 DA T ASHEET 14.5.3.27 Switch Engine Ingres s Rate Command St atus Register (SWE_INGRSS_RA TE_CMD_STS) This register indica tes the current ingress rat e command status. Register #: 184Ch Size: 3 2 bits BIT S[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 397 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.28 Switch Engine Ingress Rate Write Dat a Register (SWE_INGRSS _RA TE_WR_DA T A) This register is used to write the ingress rate table registers. Register #: 184Dh Size: 3 2 bits BIT S DE[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 398 SMSC LAN9312 DA T ASHEET 14.5.3.29 Switch Engine Ingress Rate Re ad Dat a Register (SWE_INGRSS_RA TE_RD_DA T A) This register is used to read the ingress rate table registers. Register #: 184Eh Size: 32 bits BIT S DESCRI[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 399 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.30 Switch Engine Port 0 Ingress Filt ered Count Register (SWE_FIL TERED_CNT_MII) This register counts the number of packets filtered at ingress on Port 0(Host MAC). This count includes pa[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 400 SMSC LAN9312 DA T ASHEET 14.5.3.31 Switch Engine Port 1 Ingress Filt ered Count Register (SWE_FIL TERED_CNT_1) This register counts the number of packets filtered at ingress on Port 1. This count includ es packets filter[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 401 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.32 Switch Engine Port 2 Ingress Filt ered Count Register (SWE_FIL TERED_CNT_2) This register counts the number of packets filtered at ingress on Port 2. This count includ es packets filte[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 402 SMSC LAN9312 DA T ASHEET 14.5.3.33 Switch Engine Port 0 Ing ress VLAN Priority Regenerat ion T able Register (SWE_INGRSS_REGEN_TBL_MII) This register provi des the ability to ma p the received VLAN pri ority to a regener[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 403 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.34 Switch Engine Port 1 Ing ress VLAN Priority Regenerat ion T able Register (SWE_INGRSS_REGEN_TBL_1) This register provi des the ability to ma p the received VLAN pri ority to a regenera[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 404 SMSC LAN9312 DA T ASHEET 14.5.3.35 Switch Engine Port 2 Ing ress VLAN Priority Regenerat ion T able Register (SWE_INGRSS_REGEN_TBL_2) This register provi des the ability to ma p the received VLAN pri ority to a regenerat[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 405 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.36 Switch Engine Port 0 Learn Discar d Count Register (SWE_LRN_DISCRD_CNT_MII) This register counts the numbe r of MAC addre sses on Port 0(Host MAC) that we re not learned or were overwr[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 406 SMSC LAN9312 DA T ASHEET 14.5.3.37 Switch Engine Port 1 Learn Disc ard Count Register (SWE_LRN_DISCRD_CNT_1) This register counts the number of MAC addresses on Port 1 that were not learned or were overwritten by a diffe[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 407 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.38 Switch Engine Port 2 Learn Disc ard Count Register (SWE_LRN_DISCRD_CNT_2) This register counts the number of MAC addresses on Port 2 that were not learned or were overwritten by a diff[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 408 SMSC LAN9312 DA T ASHEET 14.5.3.39 Switch Engine Interr upt Mask Register (SWE_IMR) This register contains the Sw itch Engine interrupt mask, wh ich masks the interrupts in the Switch Engine Interrupt Pending Re gister ([...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 409 Revision 1.4 (08-19-08) DA T ASHEET 14.5.3.40 Switch Engine Interr upt Pending Register (SWE_I PR) This register contains the Switch Engine int errupt status. The status is double buffered. All interrupts in this register may be m[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 410 SMSC LAN9312 DA T ASHEET 10:9 Source Port B When bit 8 is set, these bits indicate the source port on which the packet was dropped. 00 = Port 0 01 = Port 1 10 = Port 2 1 1 = RESERVED RC 00b 8 Set B V alid When set, bits [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 41 1 Revision 1.4 (0 8-19-08) DA T ASHEET 14.5.4 Buffer Manager CSRs This section details the Buffer Manager (BM) regi sters. These registers allow configu ration and monitoring of the switch buffe r levels and usage. A list of the ge[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 412 SMSC LAN9312 DA T ASHEET 14.5.4.2 Buff er Manager Dr op Level Regi ster (BM_DR OP_L VL) This register configure s the overall buffer usage limits. Register #: 1C01h Size: 32 bi ts BIT S DESCRIPTION TYPE DEFAULT 31:16 RES[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 413 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.3 Buffer Manager Flow Co ntrol Pause Level Reg ister (BM_FC_P AUSE_L VL) This register configure s the buffer usage level when a Pause frame or b ackpressure is sent. Register #: 1C02h Si[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 414 SMSC LAN9312 DA T ASHEET 14.5.4.4 Buffer Manager Flow Control Re sume Le vel Register (BM_FC_RESUME_L VL) This register configure s the buffer usage level when a Pause f rame with a pause value of 1 is sent. Register #: [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 415 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.5 Buffer Manager Broadcast Buffer Le vel Register (BM_BCST_L VL) This register configure s the buffer usage limits for broadcasts, multicasts, and unknown unicasts. Register #: 1C04h Size[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 416 SMSC LAN9312 DA T ASHEET 14.5.4.6 Buffer Manager Port 0 Drop Count Register (BM_DRP_CNT_SRC_ MII) This register counts the number of packets dropped by the Buffer Manager that were received on Port 0(Host MAC). This coun[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 417 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.7 Buffer Manager Port 1 Drop Count Register (BM_DRP_CNT_SRC_ 1) This register counts the number of packets dropped by the Buffer Manager that were received on Port 1. This count includes [...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 418 SMSC LAN9312 DA T ASHEET 14.5.4.8 Buffer Manager Port 2 Drop Count Register (BM_DRP_CNT_SRC_ 2) This register counts the number of packets dropped by the Buffer Manager that were received on Port 2. This count includes p[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 419 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.9 Buffer Manager Reset S ta tus Register (BM_RST_STS) This register indica tes when the Buffer Manager has be en initialized by the rese t process. Note 14.63 The default value of this bi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 420 SMSC LAN9312 DA T ASHEET 14.5.4.10 Buffer Manager Random Discard T abl e Command Register (BM_RNDM_DSCRD_TBL_CMD) This register is used to read and write the Random Discard Weight table. A write to this address performs [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 421 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.1 1 Buffer Manager Random Discard T able Write Data Register (BM_RNDM_DSCRD_TBL_WDA T A) This register is used to write the Random Discard Weight table. Note: The Random Discard Weight ta[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 422 SMSC LAN9312 DA T ASHEET 14.5.4.12 Buffer Manager Random Discard T able Re ad Dat a Register (BM_RNDM_DSCRD_TBL_ RDA T A) This register is used to read the Random Di scard Weight table. Register #: 1C0Bh Size: 3 2 bits B[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 423 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.1 3 Buffer Manager Egress Port T ype Register (BM_EGRSS_PORT_TYPE) This register is used to configur e the egress VLAN tagging rules. See Section 6.5.6, "Adding, Removing, and Changi[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 424 SMSC LAN9312 DA T ASHEET 17:16 Egress Port T ype Port 2 These bits set the egress po rt type which det ermine s the tagging/un-tagging rules. R/W 0b 15:14 RESERVED RO - 13 Insert T a g Port 1 Identical to Insert T ag Por[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 425 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.14 Buffer Manager Port 0 Egress Rate Priority Que ue 0/1 Register (BM_EGRSS_RA TE_00_01) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to config[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 426 SMSC LAN9312 DA T ASHEET 14.5.4.15 Buffer Manager Port 0 Egress Rate Priority Que ue 2/3 Register (BM_EGRSS_RA TE_02_03) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to configu[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 427 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.16 Buffer Manager Port 1 Egress Rate Priority Queue 0/1 Register (BM_EGRSS_RA TE_10_1 1) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to config[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 428 SMSC LAN9312 DA T ASHEET 14.5.4.17 Buffer Manager Port 1 Egress Rate Priority Que ue 2/3 Register (BM_EGRSS_RA TE_12_13) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to configu[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 429 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.18 Buffer Manager Port 2 Egress Rate Priority Que ue 0/1 Register (BM_EGRSS_RA TE_20_21) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to config[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 430 SMSC LAN9312 DA T ASHEET 14.5.4.19 Buffer Manager Port 2 Egress Rate Priority Que ue 2/3 Register (BM_EGRSS_RA TE_22_23) This register , along with the Buffer Manager Configuration Regist er (BM_CFG) , is used to configu[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 431 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.20 Buffer Manager Port 0 Default VLAN ID and Priority Registe r (BM_VLAN_MII) This register is used to specify the default VLAN ID and priority of Port 0(Host MAC). Register #: 1C13h Size[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 432 SMSC LAN9312 DA T ASHEET 14.5.4.21 Buffer Manager Port 1 Default VLAN ID and Priority Registe r (BM_VLAN_1) This register is used to specify the default VLAN ID and priority of Port 1. Register #: 1C14h Size: 32 bi ts BI[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 433 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.22 Buffer Manager Port 2 Default VLAN ID and Priority Registe r (BM_VLAN_2) This register is used to specify the default VLAN ID and priority of Port 2. Register #: 1C15h Size: 32 bi ts B[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 434 SMSC LAN9312 DA T ASHEET 14.5.4.23 Buffer Manager Port 0 Ingress Ra te Drop Count Register (BM_RA TE_DRP_CNT_SR C_MII) This register counts the numbe r of packets received o n P o r t 0 ( H o s t M A C ) t h a t w e r e [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 435 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.24 Buffer Manager Port 1 Ingress Ra te Drop Count Register (BM_RA TE_DRP_CNT_SR C_1) This register count s the number of packet s received on Port 1 that were dropped by the Buf f er Mana[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 436 SMSC LAN9312 DA T ASHEET 14.5.4.25 Buffer Manager Port 2 Ingress Ra te Drop Count Register (BM_RA TE_DRP_CNT_SR C_2) This register count s the number of packet s received on Port 2 that were dropped by the Buf f er Manag[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 437 Revision 1.4 (08-19-08) DA T ASHEET 14.5.4.26 Buffer Manager Interrupt Mask Re gister (BM_IMR) This register contains the Buf fer Manager inte rrupt mask, which masks the interrupts in the Buffer Manager Interrupt Pending Re giste[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 438 SMSC LAN9312 DA T ASHEET 14.5.4.2 7 Buffer Manager Int err upt Pending Register (BM_IPR) This register contains the Buffer Manager interrupt status. The status is double bu ffered. All interrupts in this register may be [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 439 Revision 1.4 (08-19-08) DA T ASHEET 6:3 Drop Reason A When bit 0 is set, th ese bits indicate the reaso n a packet was dropped. See the Drop Reason B description above for definitions o f each value of this field. RC 0h 2:1 Source[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 440 SMSC LAN9312 DA T ASHEET Chapter 15 Operational Characteristics 15.1 Absolute Maximum Ratings* Supply V oltage (VDD33A1, VDD 33A2, VDD33BIAS, VDD33IO) ( Note 15 .1 ) . . . . . . . . . . . 0V to +3.6V Positive voltage on [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 441 Revision 1.4 (08-19-08) DA T ASHEET 15.3 Power Consumption This section details the power consumption of th e LAN9312. Power consumption val ues are provided for both the devi ce-only , an d for the device plus the Ethernet compon[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 442 SMSC LAN9312 DA T ASHEET 15.4 DC Specifications Note 15.5 This specification applies to all IS type inputs and tri-stated bi-direct ional pins. I nternal pull- down and pull-up resisto rs add +/- 50uA per-pin (typical). [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 443 Revision 1.4 (08-19-08) DA T ASHEET Note 15.7 Measured at line side of transfo rmer , line rep laced by 100 Ω (+/- 1%) resistor . Note 15.8 Of fset from 16nS pulse wi dth at 50% of pulse peak. Note 15.9 Measured dif ferentially .[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 444 SMSC LAN9312 DA T ASHEET 15.5.2 Reset and Configuration Strap T iming This diagram illustrates the nRST pin timing req uirements and its relation to the configuration strap pins and output d rive. Assertion of nR ST is n[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 445 Revision 1.4 (08-19-08) DA T ASHEET 15.5.3 Power-On Configurat ion Strap V alid T iming This diagram ill ustrates the configura tion strap valid timing requirements in relation to powe r-on. In order for val id configuratio n stra[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 446 SMSC LAN9312 DA T ASHEET 15.5.4 PIO Read Cycle Timing Please refer to Section 8.4.4, "PIO Reads, " on page 1 06 for a functional de scription of this mode. Note: A host PIO re ad cycle begins when both nCS and [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 447 Revision 1.4 (08-19-08) DA T ASHEET 15.5.5 PIO Burst Re ad Cycle Timing Please refer to Section 8.4.5, "PIO Burst Reads, " on page 107 for a functional description of this mode. Note: A host PIO burst read cycle begins w[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 448 SMSC LAN9312 DA T ASHEET 15.5.6 RX Data FIFO Direct PIO Read Cycle T iming Please refer to Section 8.4.6, "RX Da ta FIFO Direct PIO Reads," on page 108 for a functional description of this mode. Note: A RX Data[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 449 Revision 1.4 (08-19-08) DA T ASHEET 15.5.7 RX Dat a FIFO Direct PIO Burst Read Cycle Timing Please refer to Section 8.4.7, "RX Data FIFO Direct PIO Burst Reads," on page 109 for a functional description of this mode. Not[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 450 SMSC LAN9312 DA T ASHEET 15.5.8 PIO Write Cycle T iming Please refer to Section 8.4.8, "PIO Writes," on page 1 10 for a functional descripti on of this mode. Note: A PIO write cycle begins when both nCS and nW [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 451 Revision 1.4 (08-19-08) DA T ASHEET 15.5.9 TX Dat a FIFO Direct PIO Write Cycle T iming Please refer to Section 8.4.9, "TX Data FIFO Direct PIO Writes," on page 1 1 1 for a functional description of this mode. Note: A TX[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 452 SMSC LAN9312 DA T ASHEET 15.5.10 Microwire T iming This section specifies the Microwire EEPROM in terface timing requirements. Please refer to Se ction 10.2.3, "Microwire EEPROM," on page 144 fo r a functional [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 453 Revision 1.4 (08-19-08) DA T ASHEET 15.6 Clock Circuit The LAN931 2 can accept e ither a 25MHz cryst al (preferred) or a 25 MHz single-ended clock oscillator (+/- 50ppm) input. If the single-ended clock oscill ator method is imple[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 454 SMSC LAN9312 DA T ASHEET Chapter 16 Package Outlines 16.1 128-VTQFP Package Outline Figure 16.1 LAN9312 128-VTQFP Package De finition T ab le 16.1 LAN9312 128-VTQFP Dimens ions MIN NOMINAL MAX REMARKS A - - 1.20 Overall [...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 455 Revision 1.4 (08-19-08) DA T ASHEET Notes: 1. All dimensions are in milli meters unless otherwise noted. 2. Dimensions b & c apply to the flat section of the lead foot between 0. 10 and 0.2 5mm from the lead tip. The base meta[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 456 SMSC LAN9312 DA T ASHEET 16.2 128-XVTQFP Package Outline Figure 16.3 LAN9312 128-XVTQFP Package Defin ition[...]

High Performance T wo Port 10/100 Managed Etherne t Switch with 32-Bit Non-PCI CPU Interface Datasheet SMSC LAN9312 457 Revision 1.4 (08-19-08) DA T ASHEET Notes: 1. All dimensions are in milli meters unless otherwise noted. 2. Dimensions b & c apply to the flat section of the lead foot between 0. 10 and 0.2 5mm from the lead tip. The base meta[...]

High Performance T wo Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.4 (08-19-08) 458 SMSC LAN9312 DA T ASHEET Chapter 17 Revision History T able 17.1 Customer Revision History REVISION LEVEL & DATE SECTI ON/FIGURE/ENTRY CORRECTION Rev . 1.3 (07-03-08) W ake-Up Frame Detecti on section of Host MAC Cha[...]