Texas Instruments TMS3320C5515 manual

TMS3320C5515 DSP System User's Guide Literature Number: SPRUFX5A October 2010 – Revised November 2010[...]

2 SPRUFX5A – October 2010 – Revised November 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated[...]

Contents Preface ....................................................................................................................................... 9 1 System Control ................................................................................................................. 13 1.1 Introduction ............................................[...]

www.ti.com List of Figures 1-1. Functional Block Diagram ................................................................................................ 13 1-2. DSP Memory Map ........................................................................................................ 17 1-3. DSP Clocking Diagram .......................................[...]

www.ti.com 1-48. EMIF System Control Register (ESCR) [1C33h] ...................................................................... 76 1-49. EMIF Clock Divider Register (ECDR) [1C26h] ........................................................................ 77 5 SPRUFX5A – October 2010 – Revised November 2010 List of Figures Submit Documentation[...]

www.ti.com List of Tables 1-1. ............................................................................................................................... 14 1-2. DARAM Blocks ............................................................................................................ 17 1-3. SARAM Blocks ........................................[...]

www.ti.com 1-48. Output Slew Rate Control Register (OSRCR) Field Descriptions ................................................... 66 1-49. Pull-Down Inhibit Register 1 (PDINHIBR1) Field Descriptions ...................................................... 67 1-50. Pull-Down Inhibit Register 2 (PDINHIBR2) Field Descriptions ...........................[...]

8 List of Tables SPRUFX5A – October 2010 – Revised November 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated[...]

Preface SPRUFX5A – October 2010 – Revised November 2010 Read This First About This Manual This document describes various aspects of the TMS320C5515 digital signal processor (DSP) including: system memory, device clocking options and operation of the DSP clock generator, power management features, interrupts, and system control. Notational Conv[...]

Related Documentation From Texas Instruments www.ti.com SPRUFO4 — TMS320C5515/14/05/04/VC05/VC04 Digital Signal Processor (DSP) General-Purpose Input/Output (GPIO) User's Guide. This document describes the general-purpose input/output (GPIO) on the TMS320C5515/14/05/04/VC05/VC04 digital signal processor (DSP) devices. The GPIO peripheral pro[...]

www.ti.com Related Documentation From Texas Instruments SPRUGH5 — TMS320C5505 DSP System User's Guide. This document describes various aspects of the TMS320C5505 digital signal processor (DSP) including: system memory, device clocking options and operation of the DSP clock generator, power management features, interrupts, and system control.[...]

12 Read This First SPRUFX5A – October 2010 – Revised November 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated[...]

PLL/Clock Generator Power Management Pin Multiplexing JT AG Interface 64 KB DARAM 256 KB SARAM 128 KB ROM Switched Central Resource (SCR) Input Clock(s) FFT Hardware Accelerator C55x™ DSP CPU DSP System LCD Bridge Display I S (x4) 2 I C 2 SPI UART Serial Interfaces 10-Bit SAR ADC App-Spec USB 2.0 PHY (HS) [DEVICE] Connectivity Peripherals DMA (x4[...]

Introduction www.ti.com 1.1.2 CPU Core The C55x CPU is responsible for performing the digital signal processing tasks required by the application. In addition, the CPU acts as the overall system controller, responsible for handling many system functions such as system-level initialization, configuration, user interface, user command execution, conn[...]

www.ti.com Introduction Note that for the FFT routines, output data is dependent on the return value (T0). If return = 0 output data is in-place, meaning the result will overwrite the input buffer. If return =1, output data is placed in the scratch buffer. The 32-bit input and output data consist of 16-bit real and 16-bit imaginary data. If only re[...]

System Memory www.ti.com modes. • Three 32-bit timers with 16-bit prescaler; one timer supports watchdog functionality. • A USB 2.0 slave. • A 10-bit successive approximation (SAR) analog-to-digital converter with touchscreen conversion capability. • One real-time clock (RTC) with associated low power mode. 1.2 System Memory The DSP support[...]

0001 0000h 64K Minus 192 Bytes DARAM (D) 0009 0000h SARAM 256K Bytes External-CS2 Space (C) 0200 0000h 0300 0000h 0400 0000h 0500 0000h 050E 0000h 128K Bytes Asynchronous (if MPNMC=1) 128K Bytes ROM (if MPNMC=0) External-CS3 Space (C) External-CS4 Space (C) External-CS5 Space (C) BLOCK SIZE DMA/USB/LCD BYTE ADDRESS (A) ROM (if MPNMC=0) External-CS5[...]

System Memory www.ti.com Table 1-2. DARAM Blocks (continued) Memory Block CPU Byte Address Range DMA/USB Controller Byte Address Range DARAM 6 00 C000h - 00 DFFFh 0001 C000h - 0001 DFFFh DARAM 7 00 E000h - 00 FFFFh 0001 E000h - 0001 FFFFh 1.2.1.2 On-Chip Single-Access RAM (SARAM) The SARAM is located at the CPU byte address range 01 0000h - 04FFFFh[...]

www.ti.com System Memory 1.2.1.3 On-Chip Single-Access Read-Only Memory (SAROM) The zero-wait-state ROM is located at the CPU byte address range FE 0000h - FF FFFFh. The ROM is composed of four 16K-word blocks, for a total of 128K-bytes of ROM. Each ROM block can perform one access per cycle (one read or one write). ROM can be accessed by the inter[...]

Device Clocking www.ti.com pins for the load mode register command. During the mobile SDRAM initialization, the device issues the load mode register initialization command to two different addresses that differ in only the BA0 and BA1 address bits. These registers are the Extended Mode register and the Mode register. The extended mode register exis[...]

www.ti.com Device Clocking RTC_XO pins. RTC core (CV DDRTC ) must be powered all the time but the 32.768-KHz crystal can be disabled if CLKIN is used as the clock source for the DSP. However, when the RTC oscillator is disabled, the RTC peripheral will not operate and the RTC registers (I/O address range 1900h - 197Fh) will not be accessible. This [...]

CLKSEL 1 0 CLKIN PCGCR1 [SYSCLKDIS] LS 1 0 LS CCR2 [SYSCLKSEL] SYSCLK System Clock Generator ST3_55[CLKOFF] CLKOUT ICR[HW AI] FFT Hardware ICR[MPORTI] MPORT Clock ICR[XPORTI] XPORT Clock PCGCR2[DMA1CG] DMA0 PCGCR2[DMA2CG] DMA1 PCGCR2[DMA3CG] DMA2 DMA3 ICR[IPORTI] IPORT Clock ICR[DPORTI] DPORT Clock ICR[CPUI] CPU Clock PCGCR1[EMIFCG] ÷2 0 1 ECDR[ED[...]

www.ti.com System Clock Generator 1.3.2 Clock Domains The device has many clock domains defined by individually disabled portions of the clock tree structure. Understanding the clock domains and their clock enable/disable control registers is very important for managing power and for ensuring clocks are enabled for domains that are needed. By disab[...]

CLKREF Reference Divider 1 0 CGCR2[RDBYP ASS] PLL LS PLLIN PLLOUT Output Divider 0 CGCR4. [OUTDIVEN] 1 0 CCR2. [SYSCLKSEL] LS SYSCLK CLKSEL 1 0 CLKIN RTC Clock LS RTC OSC RTC_XI RTC_XO 32.768 KHz RTC_CLKOUT RTC 1 ( ) M + 4 CLKREF RDRA TIO + 4 ´ ( ) M + 4 1 CLKREF RDRA TIO + 4 ODRATIO + 1 ´ ´ CLKREF M + 4 ´ é ù ë û 1 CLKREF M + 4 ODRATIO + 1[...]

www.ti.com System Clock Generator When the PLL is powered up (PLL_PWRDN = 0), the PLL will start its phase-locking sequence. You must keep the clock generator in BYPASS MODE for at least 4 mS while the phase-locking sequence is ongoing. See Section 1.4.3.2 for more details on the PLL_MODE of the clock generator. 1.4.2.3 CLKOUT Pin For debug purpose[...]

System Clock Generator www.ti.com 1.4.2.4 DSP Reset Conditions of the System Clock Generator The following sections describe the operation of the system clock generator when the DSP is held in reset state and the DSP is removed from its reset state. 1.4.2.4.1 Clock Generator During Reset During reset, the PLL_PWRDN bit of the clock generator contro[...]

www.ti.com System Clock Generator 1.4.3.1.2 Register Bits Used in the BYPASS MODE Table 1-7 describes the bits of the clock generator control registers that are used in the BYPASS MODE. For detailed descriptions of these bits, see Section 1.4.4 . Table 1-7. Clock Generator Control Register Bits Used In BYPASS MODE Register Bit Role in BYPASS MODE S[...]

System Clock Generator www.ti.com Table 1-9. Clock Generator Control Register Bits Used In PLL Mode (continued) Register Bit Role in Bypass Mode RDRATIO Specifies the divider ratio of the reference divider. M Specify the multiplier value for the PLL. OUTDIVEN Determines whether the output divider is bypassed. ODRATIO Specifies the divider ratio of [...]

www.ti.com System Clock Generator Table 1-11 shows programming examples for different PLL MODE frequencies. Table 1-11. Examples of Selecting a PLL MODE Frequency, When CLK_SEL=L RDBYPASS OUTDIVEN M RDRATIO ODRATIO PLL Output Frequency 1 0 173h X X 32.768KHz x (173h+4) = 12.288 MHz 1 1 E4Ah X 2 32.768KHz x (E4Ah + 4)/3 = 40.00 MHz 1 0 723h X X 32.7[...]

System Clock Generator www.ti.com 1.4.4.1 Clock Generator Control Register 1 (CGCR1) [1C20h] The clock generator control register 1 (CGCR1) is shown in Figure 1-6 and described in Table 1-13 . Figure 1-6. Clock Generator Control Register 1 (CGCR1) [1C20h] 15 14 13 12 11 8 Reserved Reserved PLL_PWRDN M R/W-0 R/W-0 R/W-1 R/W-0 76543210 M R/W-0 LEGEND[...]

www.ti.com System Clock Generator 1.4.4.3 Clock Generator Control Register 3 (CGCR3) [1C22h] The clock generator control register 3 (CGCR3) is shown in Figure 1-8 and described in Table 1-15 . Figure 1-8. Clock Generator Control Register 3 (CGCR3) [1C22h] 15 0 INIT R/W-0806h LEGEND: R/W = Read/Write; - n = value after reset Table 1-15. Clock Genera[...]

System Clock Generator www.ti.com 1.4.4.5 Clock Configuration Register 1 (CCR1) [1C1Eh] The clock configuration register 1 (CCR1) is shown in Figure 1-10 and described in Table 1-17 . Figure 1-10. Clock Configuration Register 1 (CCR1) [1C1Eh] 15 1 0 Reserved SDCLK_EN R-0 R/W-0 LEGEND: R = Read only; - n = value after reset Table 1-17. Clock Configu[...]

www.ti.com Power Management 1.5 Power Management 1.5.1 Overview In many applications there may be specific requirements to minimize power consumption for both power supply (and battery) and thermal considerations. There are two components to power consumption: active power and leakage power. Active power is the power consumed to perform work and, f[...]

Power Management www.ti.com Table 1-20. DSP Power Domains Power Domains Description Real-Time Clock Power Domain This domain powers the real-time clock digital circuits and oscillator pins ( RTC_XI, (CV DDRTC ) RTC_XO). Nominal supply voltage can be 1.05 V through 1.3 V. Note: This domain must be always powered for proper operation. This domain can[...]

www.ti.com Power Management There are two distinct methods of clock gating. The first uses the ICR CPU register and the CPU's IDLE instruction. This method is used for the following domains: CPU, IPORT, DPORT, MPORT, XPORT & HWA. See Figure 1-3 for a diagram of these domains. In this method, the ICR is written with a value indicating the d[...]

Power Management www.ti.com 1.5.3.1.1 Idle Configuration Register (ICR) [0001h] and IDLE Status Register (ISTR) [0002h] Table 1-21 describes the read/write bits of ICR, and Table 1-22 describes the read-only bits of ISTR. NOTE: To prevent an emulation lock up, idle requests to these domains may be overridden or ignored when an emulator is connected[...]

www.ti.com Power Management Figure 1-13. Idle Status Register (ISTR) [0002h] 15 10 9 8 Reserved HWAIS IPORTIS R-0 R-0 R-0 7654 10 MPORTIS XPORTIS DPORTIS Reserved CPUIS R-0 R-0 R-0 R-0 R-0 LEGEND: R = Read only; - n = value after reset Table 1-22. Idle Status Register (ISTR) Field Descriptions Bit Field Value Description 15-10 Reserved 0 Reserved. [...]

Power Management www.ti.com Table 1-23. CPU Clock Domain Idle Requirements (continued) To Idle the Following Module/Port Requirements Before Going to Idle XPORT CPU CPUI must also be set. DPORT 1.5.3.1.3 Clock Configuration Process The clock configuration indicates which portions of the CPU clock domain will be idle, and which will be active. The b[...]

www.ti.com Power Management 1.5.3.2.1 Peripheral Clock Gating Configuration Registers (PCGCR1 and PCGCR2) [1C02 - 1C03h] The peripheral clock gating configuration registers (PCGRC1 and PCGCR2) are used to disable the clocks of the DSP peripherals. In contrast to the idle control register (ICR), these bits take effect within 6 SYSCLK cycles and do n[...]

Power Management www.ti.com Table 1-24. Peripheral Clock Gating Configuration Register 1 (PCGCR1) Field Descriptions (continued) Bit Field Value Description 6 I2CCG I2C clock gate control bit. This bit is used to enable and disable the I2C peripheral clock. 0 Peripheral clock is active. 1 Peripheral clock is disabled. 5 Reserved 0 Reserved, you mus[...]

www.ti.com Power Management The peripheral clock gating configuration register 2 (PCGCR2) is shown in Figure 1-15 and described in Table 1-25 . Figure 1-15. Peripheral Clock Gating Configuration Register 2 (PCGCR2) [1C03h] 15 8 Reserved R-0 76543210 Reserved ANAREGCG DMA3CG DMA2CG DMA1CG USBCG SARCG LCDCG R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W[...]

Power Management www.ti.com 1.5.3.2.2 Peripheral Clock Stop Request/Acknowledge Register (CLKSTOP) [1C3Ah] You must execute a handshaking procedure before stopping the clock to the EMIF, USB, and UART. This handshake procedure ensures that current bus transactions are completed before the clock is stopped. The peripheral clock stop request/acknowle[...]

www.ti.com Power Management Table 1-26. Peripheral Clock Stop Request/Acknowledge Register (CLKSTOP) Field Descriptions (continued) Bit Field Value Description 1 EMFCLKSTPACK EMIF clock stop acknowledge bit. This bit is set to 1 when the EMIF has acknowledged a request for its clock to be stopped. The EMIF clock should not be stopped until this bit[...]

Power Management www.ti.com 1.5.3.4.1 Clock Configuration Process The clock configuration process for the USB clock domain consists of disabling the USB peripheral clock followed by disabling the USB on-chip oscillator. This procedure will completely shut off USB module, which does not comply with USB suspend/resume protocol. To set the clock confi[...]

www.ti.com Power Management Table 1-27. USB System Control Register (USBSCR) Field Descriptions (continued) Bit Field Value Description 13 USBVBUSDET USB VBUS detect enable. The USB VBUS pin has two comparators that monitor the voltage level on the pin. These comparators can be disabled for power savings when not needed. 0 USB VBUS detect comparato[...]

Power Management www.ti.com 1.5.4 Static Power Management 1.5.4.1 RTC Power Management Register (RTCPMGT) [1930h] This register enables static power management with power down and wake up register bits as described in the device-specific data sheet and, more generally, below. The RTC power management register (RTCPMGT) is shown in Figure 1-18 and d[...]

www.ti.com Power Management 1.5.4.2 RTC Interrupt Flag Register (RTCINTFL) [1920h] The RTC interrupt flag register (RTCINTFL) is shown in Figure 1-19 and described in Table 1-29 . Figure 1-19. RTC Interrupt Flag Register (RTCINTFL) [1920h] 15 14 8 ALARMFL Reserved R-0 R-0 76543210 Reserved EXTFL DAYFL HOURFL MINFL SECFL MSFL R-0 R-0 R-0 R-0 R-0 R-0[...]

Power Management www.ti.com 1.5.4.3 Internal Memory Low Power Modes To save power, software can place on-chip memory (DARAM or SARAM) in one of two power modes: memory retention mode and active mode. These power modes are activated through the SLPZVDD and SLPZVSS bits of the RAM Sleep Mode Control Register 1-5 (RAMSLPMDCNTLR[1:5]) . To activate mem[...]

www.ti.com Power Management Figure 1-21. RAM Sleep Mode Control Register2 [0x1C2A] 15 14 13 12 11 10 9 8 SARAM7 SARAM7 SARAM6 SARAM6 SARAM5 SARAM5 SARAM4 SARAM4 SLPZVDD SLPZVSS SLPZVDD SLPZVSS SLPZVDD SLPZVSS SLPZVDD SLPZVSS R/W+1 R/W+1 R/W+1 R/W+1 R/W+1 R/W+1 R/W+1 R/W+1 76543210 SARAM3 SARAM3 SARAM2 SARAM2 SARAM1 SARAM1 SARAM0 SARAM0 SLPZVDD SLPZ[...]

Power Management www.ti.com 1.5.5 Power Configurations The power-saving features described in the previous sections, such as peripheral clock gating, and on-chip memory power down to name a few, can be combined to form a power configuration. Many different power configurations can be created by enabling and disabling different power domains and clo[...]

www.ti.com Power Management 1.5.5.1 IDLE2 Procedure In this power configuration all the power domains are turned on, the RTC and clock generator domains are enabled, the CPU domain is disabled, and the DSP peripherals are disabled. When you enter this power configuration all CPU and peripheral activity in the DSP is stopped. Leaving the clock gener[...]

Power Management www.ti.com 1.5.5.2 IDLE3 Procedure In this power configuration all the power domains are turned on, the CPU and clock generator domains are disabled, and the RTC clock domain is enabled. The DSP peripherals and the USB are also disabled in this mode. When you enter this power configuration, all CPU and peripheral activity in the DS[...]

www.ti.com Interrupts When the core voltage is increased (1.05 V to 1.3 V) clock speed is not an issue since the device can operate faster at the higher voltage. However, when switching from 1.05 V to 1.3 V software must allow time for the voltage transition to reach the 1.3 V range. Additionally, external regulators might produce an overshoot that[...]

Interrupts www.ti.com Table 1-32. Interrupt Table (continued) SOFTWARE RELATIVE NAME (TRAP) LOCATION PRIORITY FUNCTION EQUIVALENT (HEX BYTES) (1) - SINT28 0xE0 15 Software interrupt #28 - SINT29 0xE8 16 Software interrupt #29 - SINT30 0xF0 17 Software interrupt #30 - SINT31 0xF8 18 Software interrupt #31 1.6.1 IFR and IER Registers The interrupt fl[...]

www.ti.com Interrupts The interrupt flag register (IFR1) and interrupt enable register 1 (IER1) bit layouts are shown in Figure 1-26 and described in Table 1-34 . Figure 1-26. IFR1 and IER1 Bit Locations 15 11 10 9 8 Reserved RTOS DLOG BERR R-0 R/W-0 R/W-0 R/W-0 76543210 I2C EMIF GPIO USB SPI RTC RCV3 XMT3 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 [...]

Interrupts www.ti.com 1.6.3 Timer Interrupt Aggregation Flag Register (TIAFR) [1C14h] The CPU has only one interrupt flag that is shared among the three timers. The CPU's interrupt flag is bit 4 (TINT) of the IFR0 & IER0 registers (see Figure 1-25). Since the interrupt flag is shared, software must have a means of determining which timer i[...]

www.ti.com System Configuration and Control 1.7 System Configuration and Control 1.7.1 Overview The DSP includes system-level registers for controlling, configuring, and reading status of the device. These registers are accessible by the CPU and support the following features: • Device Identification • Device Configuration – Pin multiplexing [...]

System Configuration and Control www.ti.com 1.7.2.1 Die ID Register 0 (DIEIDR0) [1C40h] The die ID register 0 (DIEIDR0) is shown in Figure 1-27 and described in Table 1-36 . Figure 1-27. Die ID Register 0 (DIEIDR0) [1C40h] 15 0 DIEID0 R LEGEND: R = Read only; - n = value after reset Table 1-36. Die ID Register 0 (DIEIDR0) Field Descriptions Bit Fie[...]

www.ti.com System Configuration and Control 1.7.2.4 Die ID Register 3 (DIEIDR3[15:0]) [1C43h] The die ID register 3 (DIEIDR3) is shown in Figure 1-30 and described in Table 1-39 . Figure 1-30. Die ID Register 3 (DIEIDR3[15:0]) [1C43h] 15 12 11 0 DesignRev DIEID3 R R LEGEND: R = Read only; - n = value after reset Table 1-39. Die ID Register 3 (DIEID[...]

System Configuration and Control www.ti.com 1.7.2.7 Die ID Register 6 (DIEIDR6) [1C46h] The die ID register 6 (DIEIDR6) is shown in Figure 1-33 and described in Table 1-42 . Figure 1-33. Die ID Register 6 (DIEIDR6) [1C46h] 15 0 Reserved R LEGEND: R = Read only; - n = value after reset Table 1-42. Die ID Register 6 (DIEIDR6) Field Descriptions Bit F[...]

www.ti.com System Configuration and Control 1.7.3 Device Configuration The DSP includes registers for configuring pin multiplexing, the pin output slew rate, the internal pull-ups and pull-downs, DSP_LDO voltage selection and USB_LDO enable. 1.7.3.1 External Bus Selection Register (EBSR) The external bus selection register (EBSR) determines the map[...]

System Configuration and Control www.ti.com Table 1-44. EBSR Register Bit Descriptions Field Descriptions Bit Field Value Description 15 Reserved 0 Reserved. Read-only, writes have no effect. 14-12 PPMODE Parallel Port Mode Control Bits. These bits control the pin multiplexing of the LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] pins [...]

www.ti.com System Configuration and Control Table 1-44. EBSR Register Bit Descriptions Field Descriptions (continued) Bit Field Value Description 2 A17_MODE A17 Pin Mode Bit. This bit controls the pin multiplexing of the EMIF address 17 (EM_A[17]) and general-purpose input/output pin 23 (GP[23]) pin functions. 0 Pin function is EMIF address pin 17 [...]

System Configuration and Control www.ti.com Table 1-45. RTCPMGT Register Bit Descriptions Field Descriptions Bit Field Value Description 15-5 Reserved 0 Reserved. Read-only, writes have no effect. 4 WU_DOUT Wakeup output, active low/open-drain. 0 WAKEUP pin driven low. 1 WAKEUP pin is in high-impedance (Hi-Z). 3 WU_DIR Wakeup pin direction control.[...]

www.ti.com System Configuration and Control Figure 1-37. LDO Control Register (LDOCNTL) [7004h] 15 8 Reserved R-0 7 2 1 0 Reserved DSP_LDO_V USB_LDO_EN R-0 R/W-0 R/W-0 LEGEND: R/W = Read/Write; R = Read only; - n = value after reset Table 1-46. LDOCNTL Register Bit Descriptions Field Descriptions Bit Field Value Description 15-2 Reserved 0 Reserved[...]

System Configuration and Control www.ti.com 1.7.3.4 Output Slew Rate Control Register (OSRCR) [1C16h] To provide the lowest power consumption setting, the DSP has configurable slew rate control on the EMIF and CLKOUT output pins. The output slew rate control register (OSRCR) is used to set a subset of the device I/O pins, namely CLKOUT and EMIF pin[...]

www.ti.com System Configuration and Control 1.7.3.5 Pull-Up/Pull-Down Inhibit Register (PDINHIBR1, PDINHIBR2, and PDINHIBR3 [1C17h, 1C18h, and 1C19h] The device allows you to individually enable or disable the internal pull-up and pull-down resistors. You can individually inhibit the pull-up and pull-down resistors of the I/O pins through the pull-[...]

System Configuration and Control www.ti.com Table 1-49. Pull-Down Inhibit Register 1 (PDINHIBR1) Field Descriptions (continued) Bit Field Value Description 2 S02PD Serial port 0 pin 2 pull-down inhibit bit. Setting this bit to 1 disables the pin's internal pull-down. 0 Pin pull-down is enabled. 1 Pin pull-down is disabled. 1 S01PD Serial port [...]

www.ti.com System Configuration and Control Table 1-50. Pull-Down Inhibit Register 2 (PDINHIBR2) Field Descriptions (continued) Bit Field Value Description 5 A20PD EMIF A[20] pin pull-down inhibit bit. Setting this bit to 1 disables the pin's internal pull-down. 0 Pin pull-down is enabled. 1 Pin pull-down is disabled. 4 A19PD EMIF A[19] pin pu[...]

System Configuration and Control www.ti.com Table 1-51. Pull-Down Inhibit Register 3 (PDINHIBR3) Field Descriptions (continued) Bit Field Value Description 10 PD10PD Parallel port pin 10 pull-down inhibit bit. Setting this bit to 1 disables the pin's internal pull-down. 0 Pin pull-down is enabled. 1 Pin pull-down is disabled. 9 PD9PD Parallel [...]

www.ti.com System Configuration and Control 1.7.4.1 DMA Synchronization Events The DMA controllers allow activity in their channels to be synchronized to selected events. The DSP supports 20 separate synchronization events and each channel can be tied to separate sync events independent of the other channels. Synchronization events are selected by [...]

System Configuration and Control www.ti.com 1.7.4.2.1 DMA Interrupt Flag Register (DMAIFR) [1C30h] and DMA Interrupt Enable Register (DMAIER) [1C31h] The DSP includes two registers for aggregating the four channel interrupts of the four DMA controllers. Use the DMA interrupt enable register (DMAIER) to enable channel interrupts. At the end of a blo[...]

www.ti.com System Configuration and Control 1.7.4.2.2 DMAn Channel Event Source Registers (DMAnCESR1 and DMAnCESR2) [1C1Ah, 1C1Bh, 1C1Ch, 1C1Dh, 1C36h, 1C37h, 1C38h, and 1C39h] When SYNCMODE = 1 in a channel's DMACH m TCR2 (see the TMS320C5515/14/05/04 DSP Direct Memory Access (DMA) Controller User's Guide ( SPRUFT2 )), activity in the DM[...]

System Configuration and Control www.ti.com To reset a peripheral or group of peripherals, follow these steps: 1. Set COUNT = 08h in PSRCR. 2. Initiate the desired peripheral reset by setting to 1 the bits of PRCR. 3. Do not attempt to access the peripheral for at least the number of clock cycles set in the PSRCR register. A repeated NOP may be nec[...]

www.ti.com System Configuration and Control Table 1-59. Peripheral Reset Control Register (PRCR) Field Descriptions (continued) Bit Field Value Description 5 PG3_RST Peripheral group 3 software reset bit. Drives the MMC/SD0, MMC/SD1, I2S0, and I2S1 reset signal. Write 0 Writing zero has no effect Write 1 Writing one starts resetting the peripheral [...]

System Configuration and Control www.ti.com Table 1-60. Effect of BYTEMODE Bits on EMIF Accesses BYTEMODE Setting CPU Access to EMIF Register CPU Access To External Memory BYTEMODE = 00b (16-bit Entire register contents are accessed ASIZE = 01b (16-bit data bus): EMIF generates a word access) single 16-bit access to external memory for every CPU wo[...]

www.ti.com System Configuration and Control 1.7.7 EMIF Clock Divider Register (ECDR) [1C26h] The EMIF clock divider register (ECDR) controls the input clock frequency to the EMIF module. When EDIV = 1 (default), the EMIF operates at the same clock rate as the system clock (SYSCLK). When EDIV = 0, the EMIF operates at half the clock rate of the syst[...]

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders[...]