Agilent Technologies FS2100 инструкция обслуживания

FuturePlus Systems Corporation LOCAL BUS Active Analysis Probe Users Manual- FS2100 / FS2101 For Agilent Technologies Logic Analyzers Revision 1.8 FuturePlus is a trademark of FuturePlus Systems Corporation Copyright 1998 FuturePlus Systems Corporation[...]

HOW TO REACH US 5 PRODUCT WARRANTY 6 Limitation of w arranty 6 Exclusive Remedies 6 Assistance 6 INTRODUCTION 7 How to Use This Manual 7 ANALYZING THE PCI LOCAL BUS 8 Duplicating the Master Diskette 8 Accessories Supplied 8 Minimum Equipment Required 9 Signal Naming Conventions 9 View ing the interrupts 10 Configuring the front panel sw itches and [...]

The Format Menu 17 The STAT variable 18 The ADDR, ADDR_B , ADDR_C, DA TA_B and DATA variables 19 The BUS_UT variable 19 The L_CMD variable 19 Theory of Operation 20 The Input Buffers 20 The Latching Buffers 21 The interface to the Logic Analyzer 21 The Clocking and Cycle bit Generation Logic 21 The Data Parity Checking Logic 22 STATE ANALYSIS 23 In[...]

The Waveform Display 34 GENERAL INFORMATION 36 Characteristics 36 Analysis Probe Interface Compatibility 36 JTAG Boundary Scan 36 The PCI Present Pins 36 Standards Supported 36 Power Requirements 36 Logic Analyzer Required 36 Number of Probes Used 36 Minimum Clock Period (State) 37 Signal loading 37 Operations 37 Environmental Temperature 37 Altitu[...]

How to reach us For Technical Support: FuturePlus Systems Corporation 36 Olde English Road Bedford NH 03110 TEL: 603-471-2734 FAX: 603-471-2738 On the web http://www.futureplus.com For Sales and Marketing Support: FuturePlus Systems Corporation TEL: 719-278-3540 FAX: 719-278-9586 On the web http://www.futureplus.com FuturePlus Systems has technical[...]

Product Warranty This FuturePlus Systems produc t has a warranty against defects in material and workmanship for a period of 1 year from the date of shipment. During the warranty period, FuturePlus Systems will, at its option, either repl ace or repair products proven to be defective. For warranty service or repair, this product must be returned to[...]

Introduction The PCI Active Analysis Probe module provides a complete interface between any PCI add-in slot and Agilent Logic Analyzers. The Analysis Probe interface buffers and in state mode latches and decodes all PCI cycle types and transactions. The PCI Active Analysis Probe is a passive bus monitor which does not assert any signals on the PCI [...]

Analyzing the PCI Local Bus This chapter introduces you to the PCI Active Analysis Probe and lists the minimum equipment required and accessories supplied for PCI Local Bus analysis. This chapter also contains information that is common to both state and timing analysis. Before you use the PCI Anal ysis Probe software, make a duplicate copy of the [...]

The PCI Active Analy sis Probe module Minimum Equipment Required The minimum equipment required for analysis of a PCI Local Bus consists of the following equipment: • 1660A/C, 1661A/C, 1662A/C, 16550A, 16554A, 16555A, 16556A, 1670A, 1671A, 1672A • The PCI Active A nalysis Probe Product • A PCI target bus Signal Naming Conventions This operati[...]

Pod 1 channel 0 can be configured to view any one of the four PCI interrupts. Move the jumper so that it corresponds to the desired interrupt and that interrupt line will be routed to POD 1 channel 0. The jumper and interrupt stake pins are clearly labeled and are located under POD 7. Viewing the interrupts Interrupt Jumper Pod 0 Channel 1 INT I I [...]

Parity On No Wait No Idle State ON 1 2 3 4 Parity On No Wait No Idle TD0-TD1 State Timing FuturePlus Systems PCI Active Analy sis Probe front panel Powering the PCI Active Analysis Probe The active circuitry on the PC I Active Analysis Probe module gets its power from the logic analyz er PODs. No power is taken from the target PCI system. Please No[...]

Multiplexed versus Demultiplexed The PCI Local Bus specification specifies that the AD lines and the C/BE lines carry different information at different times. This is referred to as multiplexed. Using the extra clocking features and additional pods of the logic analyzer the AD lines can be demultiplexed. By using the PCI Active Analysis Probe in d[...]

64 bit PCI Multiplexed Logic Analyzer PCI Active Analy sis Probe Comment Master POD 1 Header 1 POD 2 Header 2 POD 3 Header 3 POD 4 Header 4 POD 5 Header 7 16554/5/6/7 expander card POD 1 POD 6 Header 8 16554/5/6/7 expander card POD 2 POD 7 Header 11 16554/5/6/7 expander card POD 3 16550 expander card Pod 1 Logic Analyzer PCI Active Analy sis Probe [...]

POD 9 Header 9 16554/5/6/7 expander 2 card POD 1 16550 expander card Pod 3 POD 10 Header 10 16554/5/6/7 expander card POD 2 16550 expander card Pod 4 POD 11 Header 11 16554/5/6/7 expander card POD 3 16550 expander card Pod 5 USER PINS PCI Active Analysis Pr obe Header 4 contains 8 User Defined pins. These pins are available to the user to connect w[...]

The card edge connector of the PCI Active Analysis Probe module can accommodate one 32 or 64 bit 5V OR 3V PCI add in card. The extender card connector is either a 3V or 5V connector depending on how the board was ordered and configured at the factory. How to install a PCI add-in card into the extender card connector Simply align the module with the[...]

The logic analyzer can be configured for PCI analysis by loading the PCI configuration file. Loading this file will load the PCI Local bus inverse assembler and configure your logic analyzer. To load the configuration and inverse assembler: Setting up the Analyzer from the diskette 1. Install the PCI Active A nalysis Probe software flexible diskett[...]

1655x,1670/71 P32D_55 5 32 bit Demultiplexed - Analysis Probe PODS 1-6 connect to PODS 1-4 on the Master card and 1-2 on the Slave card 1-2 respectively (PODS 1-6 on the 1670/71) 1655x,1670 P64M_55 5 64-bit Multiplexed - Analysis Probe PODS 1- 4,7,8,11 connect to Logic Analyzer PODS 1-4 on the Master card and PODS 1-3 on the Slave Card respectively[...]

The STAT variable The STAT variable is used by the PCI inverse assembler to decode PCI bus transactions. It should not be changed or deleted from the format menu. The signals that make up the STAT variable are listed in the following table. The STAT variable can be useful to set up SYMBOLS since it contains all of the key PCI control and status sig[...]

The ADDR, ADDR_B, ADDR_C, DATA_B and DATA variables are defined in the format menu and used to pass the AD line information to the Inverse Assembler during state analysis. They are mapped as shown in the below table. These variables should not be changed or deleted from the format Menu. The ADDR, ADDR_B , ADDR_C, DATA_B and DATA variables Mode ADDR[...]

RESRVD 0100 RESRVD 0101 MEM_RD 0110 MEM_WR 0111 RESRVD 1000 RESRVD 1001 CON_RD 1010 CON_WR 1011 MEMRDM 1100 DAC_CY 1101 MEMRDL 1110 MEMWRI 1111 I/O_XACTIONS 001X MEM_XACTIONS 011X CONFIG_XACTIONS 101X Theory of Operation The PCI Active Analysis Probe is a universal PCI short card that attaches to Agilent logic analyzers. The Analysis Probe has five[...]

The Latching Buffers The latching buffers are used only for state mode. The entire PCI bus (except the clock) is latched in these buffers on the rising edge of the PCI clock. The input to the latching buffers is output port 1 from the input buffers . The latching buffers are IDT 162511 latching buffers with party generation. These buffers are tri-s[...]

PVALID_L - Parity Valid True for the cycles in which parity is being transmitted on the PCI bus. IDLE_L - Idle cycle True when the bus is IDLE. False when the bus is busy. DVALID_L - Data Valid True when data is being transferred on the PCI bus. WINITI_L - Master Initiated Wait State True when a wait state is being initiated by the master WTARGET_L[...]

State Analysis This chapter explains how to c onfigure the PCI Active Analysis Probe to perform state analysis on the PCI Local Bus. The configuration software on the flexib le diskette sets up the format specification menu of the logic anal yzer for compatibility with the PCI Local Bus. The next chapter explains how to configure the PCI Active Ana[...]

Acquiring Data Touch RUN and, as soon as there is activity on the bus, the logic analyzer will begin to acquire data. The analyzer will continue to acquire data and will display the data when the analyzer memory is full, the trigger specificat ion is TRUE or when you touch STOP. The logic analyzer will flash “Slow or Missing Clock” when the dat[...]

The following error messages are reported by the PCI inverse assembler. Error Messages ERROR-NO DEVICE SELECTED This error is displayed during a non special cycle data phase when IRDY and TRDY are asserted and DEVSEL is not asserted. ERROR DEVSEL ASSERTED This error is displayed during a special cycle data phase if DEVSEL is asserted. SYSTEM ERROR [...]

Captured data is as shown in the following figure. The first figure displays the state listing after disassembly. The PCI PC Mapper is constructed so the mnemonic output closely resembles the actual commands, status c onditions, messages and phases specified in the PCI Local Bus s pecification. Symbols have also been defined to help aid in analysis[...]

Error Messages The error messages reported by the PCI PC Mapper are the same as those reported with the standard non mapper version of the PCI Inverse Assembler. PCI PC Mapping for memory transactions This section lists the addresses, the commands and the corresponding mapping done by the PCI PC Mapper software. For information on the standard PCI [...]

Address bits 23-0 PC Mapper output 0003C4H INT #F1-FF USER PROGRAMS 000200H INT #80-F0 BASIC 0001E0H INT #78-7F USER PROGRAMS 0001DCH INT #77 IRQ15 0001D8H INT #76 IRQ14 0001D4H INT #75 IRQ13 0001D0H INT #74 IRQ12 0001CCH INT #73 IRQ11 0001C8H INT #72 IRQ10 0001C4H INT #71 IRQ9 0001C0H INT #70 IRQ8 0001A0H INT #68-6F RESERVED 00019CH INT #67 EXP ME[...]

000008H INT #02 NMI 000004H INT #01 SINGLE STEP 000000H INT #00 DIVIDE BY ZERO 29[...]

PCI PC Mapping - I/O Transactions Address bits 23-0 PC Mapper output 0000H MSTR DMA CH 0 0001H MSTR DMA CH 0 0002H MSTR DMA CH 1 0003H MSTR DMA CH 1 0004H MSTR DMA CH 2 0005H MSTR DMA CH 2 0006H MSTR DMA CH 3 0007H MSTR DMA CH 3 0008H MSTR DMA STAT REG 0009H UNKNOWN IO DEVICE 000AH MSTR DMA MASK REG 000BH MSTR DMA MODE REG 000CH MSTR DMA CLR BYTE P[...]

00CAH SLV DMA CH6 TRANS COUNT 00CCH SLAVE DMA CH7 MEM ADDR 00CEH SLAVE DMA CH7 TRANS COUNT 00D0H SLV DMA STATUS REG CH 4-7 00D4H SLV DMA MASK REG CH 4-7 00D6H SLAVE DMA MODE REG CH 4-7 00D8H SLAVE DMA CLEAR BYTE PNTR 00DAH SLAVE DMA MASTER CLEAR 00DCH SLV DMA CLR MASK CH 4-7 00DEH SLAVE DMA WRITE MASK REG 00E0H IBM MODELS - ENCODE REG 00E1H IBM MOD[...]

03CAH VGA FEATURE CONTOL REG 03CCH VGA MISC OUTPUT REG 03CEH VGA GRAPHICS CNTRLR ADDR 03CFH VGA GRAPHICS CNTRLR ADDR 03D4H VGA CRT CNTRLR ADDR REG 03D5H VGA GRAPHICS CNTRLR DATA 03DAH VGA COLOR STAT 1/FEATURE 03F0H FLOPPY STATUS REG A 03F1H FLOPPY STATUS REG B 03F2H FLOPPY DIGITAL OUTPUT REG 03F4H FLOPPY DISK CNTRLR STAT 03F5H FLOPPY DISK CNTRLR DA[...]

Timing Analysis Installation Quick Reference The following procedure describes the major steps required to perform timing analysis measur ements with the PCI Active Analysis Probe module. 1. Set the State/Timing switch to TIMING. The State LED will be doused. See page 10 of this manual for details on the front panel switches. 2. After removing the [...]

Using the Cycle bits and L_CMD lines Although the Cycle bit and the L_CMD lines were designed for state analysis they can prove to be very useful in Timing analysis. These bits can be effect ively used to trigger the timing analyzer. Note that the cycle bits and L_CMD lines pass through more active logic than the PCI signals directly from the bus. [...]

35[...]

General Information This chapter provides additional reference information including the characteristics and signal c onnections for the PCI Active Analysis Probe module. Characteristics The following operating characterist ics are not specifications, but are typical operating characteristi cs for the PCI Active Analysis Probe module. Analysis Prob[...]

Minimum Clock Period (State) 0 to 33Mhz PCI clock for State mode and 0-100Mhz for Timing Mode. Signal loading The PCI Active Analysis Probe l ogic analyzer interface presents only one electrical load on each PCI bus signal. However, the extender card connector is an additional 4 inches beyond the maximum allowed stub length. Operations All PCI Loca[...]

The PCI Active Analysis Probe module monitors signals for both state and timing analysis. The below figure displays how the cable headers are numbered. Signal Connections 39 37 35 33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2 The following tables list the PC I Active Analysis Probe cable heade[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number Signal name Header 2 pin 3 CLK/16 GNT_L 5 no connect 7 15 REQ# 9 14 IDSEL# 11 13 WNODEV_L 13 12 ACK64# (DATA64) 15 11 TABORT_L 17 10 RETRY_L 19 9 WTARGET_L 21 8 WINITI_L 23 7 DVALID_L 25 6 SERR# 27 5 IDLE_L 29 4 PVALID_L 31 3 MABORT_L 33 2 CPERR_L 35 1 EOFT_L 37 0 PAR 39[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 3 pin 3 CLK/16 M_CLK_H 5 no connect 7 15 AD15 9 14 AD14 11 13 AD13 13 12 AD12 15 11 AD11 17 10 AD10 19 9 AD09 21 8 AD08 23 7 AD07 25 6 AD06 27 5 AD05 29 4 AD04 31 3 AD03 33 2 AD02 35 1 AD01 37 0 AD00 40[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 4 pin 3 CLK/16 AVALID_L 5 no connect 7 15 AD31 9 14 AD30 11 13 AD29 13 12 AD28 15 11 AD27 17 10 AD26 19 9 AD25 21 8 AD24 23 7 AD23 25 6 AD22 27 5 AD21 29 4 AD20 31 3 AD19 33 2 AD18 35 1 AD17 37 0 AD16 41[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 5 pin 3 CLK/16 5 no connect 7 15 AD15 9 14 AD14 11 13 AD13 13 12 AD12 15 11 AD11 17 10 AD10 19 9 AD09 21 8 AD08 23 7 AD07 25 6 AD06 27 5 AD05 29 4 AD04 31 3 AD03 33 2 AD02 35 1 AD01 37 0 AD00 42[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 6 pin 3 CLK/16 5 no connect 7 15 AD31 9 14 AD30 11 13 AD29 13 12 AD28 15 11 AD27 17 10 AD26 19 9 AD25 21 8 AD24 23 7 AD23 25 6 AD22 27 5 AD21 29 4 AD20 31 3 AD19 33 2 AD18 35 1 AD17 37 0 AD16 43[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 7 pin 3 CLK/16 REQ64# 5 no connect 7 15 AD47 9 14 AD46 11 13 AD45 13 12 AD44 15 11 AD43 17 10 AD42 19 9 AD41 21 8 AD40 23 7 AD39 25 6 AD38 27 5 AD37 29 4 AD36 31 3 AD35 33 2 AD34 35 1 AD33 37 0 AD32 44[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 8 pin 3 CLK/16 5 no connect 7 15 AD63 9 14 AD62 11 13 AD61 13 12 AD60 15 11 AD59 17 10 AD58 19 9 AD57 21 8 AD56 23 7 AD55 25 6 AD54 27 5 AD53 29 4 AD52 31 3 AD51 33 2 AD50 35 1 AD49 37 0 AD48 45[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 9 pin 3 CLK/16 5 no connect 7 15 AD47 9 14 AD46 11 13 AD45 13 12 AD44 15 11 AD43 17 10 AD42 19 9 AD41 21 8 AD40 23 7 AD39 25 6 AD38 27 5 AD37 29 4 AD36 31 3 AD35 33 2 AD34 35 1 AD33 37 0 AD32 46[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number PCI Signal name Header 10 pin 3 CLK/16 5 no connect 7 15 AD63 9 14 AD62 11 13 AD61 13 12 AD60 15 11 AD59 17 10 AD58 19 9 AD57 21 8 AD56 23 7 AD55 25 6 AD54 27 5 AD53 29 4 AD52 31 3 AD51 33 2 AD50 35 1 AD49 37 0 AD48 47[...]

Analysis Probe Cable Header and Pin number Logic Analyzer channel number Signal name Header 11 pin 3 CLK/16 5 no connect 7 15 USER PIN 8 9 14 USER PIN 7 11 13 USER PIN 6 13 12 USER PIN 5 15 11 USER PIN 4 17 10 USER PIN 3 19 9 USER PIN 2 21 8 USER PIN 1 23 7 LOCK# 25 6 PAR64 27 5 SONE 29 4 SBO 31 3 CBE7 33 2 CBE6 35 1 CBE5 37 0 CBE4 48[...]