Agilent Technologies FS2331 инструкция обслуживания

FuturePlus ® Systems Corporation DDR SDRAM Analysis Probe FS2331 Users Manual For use with Agilent Technologies Logic Analyzers Revision 1.4 FuturePlus is a trademark of FuturePlus Systems C orporation Copyright 2003 FuturePlus Systems Corporation[...]

2 How to reach us ....................................................................................................................... 4 Product Warranty .................................................................................................................... 5 Limitation of warranty ...................................................[...]

3 Unused Pods ................................................................................................................................... 23 Offline Analysis ............................................................................................................................. 24 Filtering .............................................[...]

4 Ho w to reach us For Technical Support: FuturePlus Systems Corporation 15 Constitution Drive Bedford, NH 03110 TEL:603 - 471 - 2734 FAX:603 - 471 - 2738 On the Web: www.futureplus.com For Sales and Marketing Support: TEL:719 - 278 - 3540 FAX:719 - 278 - 9586 On the Web: www.futureplus.com FuturePlus Systems is represented in Japan by: ANDOR Syste[...]

5 Product Warranty Due to the complex nature of the FS2331 and the wide variety of possible customer target implementations, the FS2331 has a 30 day acceptance period by the customer from the date of receipt. If the customer does not conta ct FuturePlus Systems within 30 days of the receipt of the product it will be said that the customer has accep[...]

6 Introduction Thank you for purchasing the FuturePlus Systems FS2331 DDR SDRAM Logic Analyzer Probe. We believe you wi ll find the FS2331, along with your Agilent Technologies Logic Analyzer, a valuable tool for helping to characterize and debug your DDR - based systems. This User Manual will provide the information you need to install, configure,[...]

7 J1 E5385A adapter cables (FS1015) are used to connect to the following logic analyzer cards: 1671X, 16750/1/2/3 E5378A adapter cables (FS1014) are used to connect to the following logic analyzer cards: 1676X, 16754/5/6 FS2331 100 pin Connector to Pod Diagram J2 J3 J4 Four 100 pin SAMTEC connectors on the FS2331 POD 1 (odd) POD 2 POD 3 (odd) POD 4[...]

8 FS2331 Probe Description The FS 2331 DDR DIMM Probe allows you to perform state and timing analysis measurements on Double Data Rate DRAM DIMM busses using an Agilent logic analyzer. Probe Feature Summary • Quick and easy connection between the DDR 184 pin DIMM connector and Agilent Logic Analyzers. • Complete and accurate state analysis up t[...]

9 Probe Design This probe uses discrete ECL logic in order to operate at the speed necessary to provide DDR333 signal decode. Because ECL logic operates in linear mode it dissipates more heat than other logic designs. BE ADVISED – THE PROBE IS HOT TO THE TOUCH. . If the user believes that the FS2331’s temperature is above 80°C, then a fan shou[...]

10 Because strobe edges are centered on the data valid window for writes, and straddle it for reads, the analyzer cannot simply use the raw DQS0 to sample data. If it did, then even in the ideal case, only half of the data valid window would be us able. In practice, it would almost completely disappear. To deal with this, the DDR Probe adjusts the [...]

11 Probe Pod Assignment The FS2331 DDR Probe uses 8 pods. Two are used to capture traffic on the DDR Command bus, and 6 are used for the Data bus, strobes, check bits, masks, and Serial Presence Detect signals. The signals are mapped to pods as f ollows: Pod Clock Domain (Clock Rate) SIGNAL GROUP 1 Odd Data (2x) State Analysis Clock (on JCLK), DQ0 [...]

12 Probe Switch Settings A switch bank of 6 independent SPST switches is provided on the FS2331 for user selection of a number of probe features. These are detailed below. Switch # Default (factory position) Function 1 Open Not available 2 Open Not available 3 Open Not available 4 CS_Gate_CK0 Open When SW4 is closed the Buffered Command Clock signa[...]

13 Logic Analyzer Signal Threshold Voltage Settings Threshold voltage settings are set at SSTL - 2 levels (1. 25 V) for all pods in the format specification of the analyzer. The user may have to adjust this setting for optimal performance for their specific target. Eye Finder and/or EyeScan may have to be run to find out if adjusting the threshold [...]

14 Card Requirements for PC2700 Systems In order to insure that the FS2331 and the logic analyzer work properly with PC2700 systems it is recommended that the 16753/4/5/6 cards be used when probing at DDR rates of 333Mhz or greater. This recommendation is based on several factors. First, the setup and hold requirement for PC2700 is spec ified as a [...]

15 Logic Analyzer Card Requ irements DDR Bus Speed 16700 Analyzer Type Timing Analysis State Analysis 16717/8/9 2 cards configured as one module with one timing machine 3 cards: • 1 card module with one 167Mhz state machine for Commands • 2 card module with one 333Mhz s tate machine for Data 200MHz (PC1600) 1675X 2 cards configured as one modul[...]

16 Software Requirements System Software The FS2331 Probe requires version A.02.70.00 (or later) of the 16700 System Operating Software. You can check to see if you already have the correct version by opening the “System Administration” dialog and selecting the “Show Version” button. If you do not have the correct version then you must upda[...]

17 Note: In the above picture under Logic analyzer pods, the first pod goes to the Odd pod and the second goes to the Even pod of the termination adapter (e.g. Pod B1 goes to odd termination adapter pod and B2 goes to the even termination adapter pod). Configuration Files 167xx Analyzer 169xx Analyzer State/Timing Comment 16717/8/9, 1675x 1 675x, 1[...]

18 analyzer cards together to create multi - card modules. You may use modules that are already configured with more than two cards, but only two of the cards (8 pods) will be used for each DDR bus. Remaining pods may be used for any purpose. Assuming your analyzer cards are installed in slots C and D (slot C being the master), connect the DDR prob[...]

19 Load the system config file “DR230_2” for 3 card state. This file will cause all three cards to be configured for state analysis operation. The card in slot C will be setup to capture DDR Commands at the CK0 rate. The full triggering capabilities of the analyzer are available if it is operating in “normal” mode (limit of 167Mhz for 16717[...]

20 Connecting to your Target System – Chip Select Many DDR333 systems qualify Command activity using the Chip Select lines, S0:3. This is either because they utilize “2T Timing” in which t heir control lines (RAS, CAS, WE) may not fully transition to a valid state within one command clock, or because NOP commands are indicated only by releasi[...]

21 Chip Select Jumper locations 2) Dedicating a DIMM slot to the FS2331 This approach offers the highest signal integrity. It involves dedicating a DIMM slot to the FS2331, isolating the Chip Select signals on that DIMM connector from the target’s DDR bus and then wiring active Chip Select signals from all active DIMMs over to the probe’s DIMM [...]

22 § Sleeve the Pin Slide a short length of insulation over the exposed con nector pin to fully protect it from contacting the barrel of the hole. Insulation from 30 AWG wire is a good fit.[...]

23 § Wire from the adjacent DIMM slot to the isolated pin Using a short length of rework wire connect the adjacent slot’s identical pin, e.g. p in 157 for S0, to the isolated pin on the dedicated DIMM slot. 3) FS1024 or FS1025 Interposer Use of either of these interposers allows a single DIMM slot to support both the FS2331 probe and a DIMM modu[...]

24 Offline Analysis Data that is saved on a 167xx analyzer in fast binary format, or 16900 analyzer data saved as a *.ala file, can be imported into the 1680/90/900 environme nt for analysis. You can do offline analysis on a PC if you have the 1680/90/900 operating system installed on the PC, if you need this software please contact Agilent. Offlin[...]

25 After clicking “next” you must browse for the fast binary data file you want to import. Once you have located the file and clicked start import, the data should appear in the listing. After the data has b een imported you must load the protocol decoder before you will see any decoding. To load the decoder select Tools from the menu bar, when[...]

26 Timing Analysis Operation Loading the Inverse Assembler and Decoding DDR Commands No Inverse Assembler is used for timing analysis. However, symbols are pre - defined for the DDR Command bus. These decode the RAS, CAS, and WE lines to display the DDR Command as “Read”, “Write”, “Precharge”, etc., so you don’t have to refer to the D[...]

27 3. Trigger the analyzer on any burs t. 4. Open a new All Waves waveform window that displays measurement results from both the Command and Data analyzers. This can be done from the Workspace window by dragging a waveform display tool onto the Workspace and connecting the output of each Data an d Command analyzer to the tool. 5. Insert the labels[...]

28 Command and Data analyzers. It can take up to 100ns for the int ermodule arm signal to make it from the Command analyzer to the Data analyzer. For this reason it is not possible to guarantee a trigger on a burst at a given address which also has a given data pattern. In general the trigger from the Command/Address an alyzer will not be seen by t[...]

29 Using Eye Finder with the FS2331 DDR Probe The explanation of the procedure for calibrating the probe for optimal read and write state acquisition provides a description of some useful ways you can interpret Eye Finder results. Eye Finder can be very useful in helping characterize DDR busses. You should keep the following in mind as you interpre[...]

30 Using EyeScan with the FS2331 Probe EyeScan is a feature available on Agilent 16760 and 16753/4/5/6 logic analyzer cards. It provides the ability to perform eye measurements on multiple channels simultaneously. For more detailed information on the use of the feature refer to the Help files for either logic analyzer. Several points to bear in min[...]

31 Using the FS2331 DDR Probe with an Interposer (FS1024/25) An interposer with the FS2331 is recommended if the user w ants to see the activity in a specific DIMM slot or with a specific DIMM module. An interposer also provides the advantage of providing valid S0:3 signals to the FS2331, which makes it unnecessary to wire these signals from an adj[...]

32 FS2331 Calibration The FS2331 is calibrated for operation at DDR333 rates, this should be sufficient for it’s ope ration. In the event that Data eye closure is seen during Eyefinder or Eyescan of simultaneous Writes and Reads, then the FS2331 calibration may need adjustment. The procedure below outlines this process. If capture of both read an[...]

33[...]

34 Notice in this display the data valid windows for DATA31 - 0 and DATA64 - 32 are reduced in size. This is because the measured windows represent the intersection of the read and write windows. Notice also that there is almost no data valid window for the strobes. This is unavoidable since the timing of the strobes still shift one quarter clock c[...]

35 The blue lines show the default logic analyzer sample position. The dark gray areas show periods of time in which the indicated signals are not stable, and the remaining areas indicate where the signals are stable with respect to the clock. The analyzer clock (in this case the command clock computed by differentially receiving CK0 and #CK0) is t[...]

36 • Not all of the Address l ines had activity. This is indicated by the “I” symbol. To see which lines had no activity, place the cursor on the Address label and click the right mouse button. Select the “Expand” pick to see the Eye Finder measurement for each Address line. • Several other lines had no activity. For this measurement no[...]

37 Notice that this m easurement was taken with one of the Chip Select lines hooked up. You can see that its data valid window is smaller than that of the other command bus signals. This is due largely to the use of soldered wires to connect the Chip Select signal. Eye Finde r provides a convenient way to make sure that the wires you use to connect[...]

38 Once Eye Finder is running at an accepta ble rate you will be able to evaluate the data valid window positions and sizes. Below is a typical display: Several things can be inferred from inspection of the Eye Finder results: • You will often see two complete data valid windows, one on each side o f the analyzer clock. This is because the DDR tr[...]

39 • Not all channels have a data valid window after the clock. This is because the cl ock for data bursts is active on both rising and falling edges of the strobe. When the Eye Finder measurement looks at the time period after the strobe, it sometimes is looking at the data line after the end of a burst (which will occur after the last fal ling [...]

40 The correct logic analyzer sample position for the data valid windows is just to the left of (before) th e analyzer clock. This ensures that the data being sent by the controller prior to issuing the strobe is the data sampled by the analyzer. Before moving on to step 3 the sample positions for all data lines should be moved to the left of the c[...]

41 After these adjustments you should see an Eye Finder display like the above: At this point you should make a note of the sampling position for the data lines. In the diagram above it is indicated as - 2.45ns average for all data lines. This number will be used later when choosing the proper adjustment for the read burst delay line. Step 3 – Re[...]

42 indicating its nominal delay value in 100ps units. Thus a 1700ps delay line will be marked “1705” and a 1200ps d elay line will be marked “1205”. The delay lines are accurate to within +/ - 50ps) To measure the read burst data valid position, start the stimulus on the DDR bus . If the stimulus contains a mix of read and write cycles you [...]

43 • The read strobes straddle the data, as they should for read cycles. • The read data valid windows are about the same size as the write ones were. In many systems however you should not be surprised to find the read windows appreciably smaller than the write windows. This is due to the physics of the DDR bus. For read data the analyzer must[...]

44 The average sample position for the data lines during these read bursts is – 2.25ns . This Eye Finder measurement was taken with a read delay line setting of 1.8ns. You now have enough information to calculate what an optimal read delay setting would be to capture both read and write bursts. Proceed to Step 4 to do this.[...]

45 Step 4 – Adju st the delay line value to maximize R/W overlap You can use the following formula to calculate the proper value for the read delay line that will maximize overlap between read and write data valid windows: New U18 Delay Line Value = Current U18 Delay Line Value + (Avg. Read Position – Avg. Write Position) For this example the f[...]

46 Notice in this display the data valid windows are reduced in size. This is because the measured windows represent the intersection of the read and write windows. Notice also that there is almost no data valid window for the strobes. This is unavoidable since the timing of the strobes still shift one quarter clock cycle between read and write bur[...]

47 General Information This chapter provides additional reference information includ ing the characteristics and signal connections for the FS2331 DDR Analysis Probe. The following operating characteristics are not specifications, but are typical operating characteristics for the HyperTransport Analysis Probe. Probe Interface design capabi lity The[...]

48 Signal Connections J1 Data Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number S ignal name/Logical Signal Name Ground 1 2 Ground NC 3 4 NC Ground 5 6 Ground DQ0 Odd D0 7 8 Even D0 DQ4 Ground 9 10 Ground DQ1 Odd D1 11 12 Even D1 DQ5 Ground 13 14 Ground DQS0 Odd D2 15 16 [...]

49 Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number S ignal name/Logical Signal Name Ground 57 58 Ground DQ18 Odd D13 59 60 Even D13 DQ22 Ground 61 62 Ground DQ19 Odd D14 63 64 Even D14 DQ23 Ground 65 66 Ground SA0 Odd D15 67 68 Even D15 SA1 Ground 69 70 Ground NC 71 72 [...]

50 J2 Data and Command Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer chan nel number Signal name/Logical Signal Name Ground 1 2 Ground NC 3 4 NC Ground 5 6 Ground CB3 Odd D0 7 8 Even D0 A0 Ground 9 10 Ground CB2 Odd D1 11 12 Even D1 A1 Ground 13 14 Ground CB1 Odd D2 15 16 Even D2 A2[...]

51 Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer chan nel number Signal name/Logical Signal Name DQ25 Odd D13 59 60 Even D13 SPARE Ground 61 62 Ground DQ28 Odd D14 63 64 Even D14 BA2 Ground 65 66 Ground DQ24 Odd D15 67 68 Even D15 A15 Ground 69 70 Ground NC 71 72 NC Ground 73 74 Gro[...]

52 J3 Command and Data Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number Sign al name/Logical Signal Name Ground 1 2 Ground NC 3 4 NC Ground 5 6 Ground RESETn Odd D0 7 8 Even D0 CB6 Ground 9 10 Ground FETEN Odd D1 11 12 Even D1 CB7 Ground 13 14 Ground CKE0 Odd D2 15 16 Ev[...]

53 Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number Sign al name/Logical Signal Name S1n Odd D13 59 60 Even D13 DQ38 Ground 61 62 Ground S2n Odd D14 63 64 Even D14 DQ35 Ground 65 66 Ground S3n Odd D15 67 68 Even D15 DQ39 Ground 69 70 Ground NC 71 72 NC Ground 73 74 Groun[...]

54 J4 Data Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number Signal name/Logical Signal Name Ground 1 2 Ground NC 3 4 NC Ground 5 6 Ground SDA Odd D0 7 8 Even D0 SCL Ground 9 10 Ground DQ40 Odd D1 11 12 Even D1 DQ44 Ground 13 14 Ground DQ41 Odd D2 15 16 Even D2 DQ45 Groun[...]

55 Signal Name/Logical Signal name Logic Analyzer channel number SAMTEC Pin number SAMTEC Pin number Logic Analyzer channel number Signal name/Logical Signal Name DQS7 Odd D13 59 60 Even D13 DM7/DQS16 Ground 61 62 Ground DQ58 Odd D14 63 64 Even D14 DQ62 Ground 65 66 Ground DQ59 Odd D15 67 68 Even D15 DQ63 Ground 69 70 Ground NC 71 72 NC Ground 73 7[...]