Intel 440GX инструкция обслуживания

Intel ® 440GX A GPset Design Guide March 1999 Order N umber: 29 0651-00 1[...]

Intel ® 440GX A GPset Design Gui de Information in this doc ument is provided in co nnection with Inte l products. No license, express or imp lied, by estopp el or ot he rwise, to any intellectual proper ty r ights is granted by this docume nt. Except as provided in Intel's T erms and Conditio ns of Sale f or such p roducts, Inte l assumes no[...]

Intel ® 440GX AGPset Design Guide iii Contents 1 Introducti on ................... ............. .................... ............. ............ .................... ............. .. 1- 1 1.1 About Thi s Design Gu ide .................. ............. ................... ............. ............... 1-1 1.2 Ref erences. ............. .............[...]

iv Intel ® 440GX A G Pset De sign Guide 2.6 Val idation ................... ............. ................... ............. ................... ............. .... 2- 15 2.6.1 Flight Time M easurement .................... ............ .................... .......... 2-15 2.6.2 Signal Quality M easurement ... ............. ................... ......[...]

Intel ® 440GX AGPset Design Guide v 3.7 82371EB (PIIX4E) ......... .................... ............. ............ .................... ............. 3-16 3.7.1 PIIX4E Conn ection s ............. ...... ....... ...... ...... ....... ...... ....... ............. 3-16 3.7.2 IDE Routin g Guidelin es ........ ................... ............. ........[...]

vi Intel ® 440GX A G Pset De sign Guide 4.3 Debug Feat ures .. .................... ............. ............. ................... ............. ............ 4-2 4.3.1 I ntel ® Penti um ® II Pr ocessor LAI Issue ........... .................... ............ 4-2 4.3.2 Debug Lo gic Reco mmenda tions .......... ................... ............. ..[...]

Intel ® 440GX AGPset Design Guide vii Figures 1-1 Intel ® Pe ntium ® II P rocessor / Intel ® 44 0GX AG Pset System Bl ock Dia gram.. .................... ............. ............ .................... ............. .. 1-4 2-1 Major Sig nal Sectio ns (8244 3GX Top View ).. ............ .................... ............. .. 2-1 2-2 Exa mple AT X[...]

viii Intel ® 440GX A G Pset De sign Guide Tables 2-1 Reco mmende d Trace Leng ths for S ingle Pr ocessor Design ..... ............. ...... 2- 7 2-2 Reco mmende d Trace Leng ths for Du al Proc essor Designs2 .... ................... 2-8 2-3 SET Trace Len gth Requ ireme nts . ....... ...... ....... ...... ............. ...... ....... ...... ...... 2[...]

Intel ® 440GX AGPset Design Guide ix Revision History Date Revision Description 3/99 -001 Initial Release .[...]

x Intel ® 440GX A G Pset De sign Guide[...]

1 Intr oduction[...]

[...]

Intel ® 440GX AGPset Design Guide 1-1 Introducti on Intr oduction 1 This documen t provides d esign guideli nes for de velopi ng Int el ® Pentium ® II processor / Intel ® 440GX A GPset based systems. Motherboard and memory sub system design guidelines are cov ered. Special design recommendatio ns and concerns are p resented. Lik ely design issu[...]

Intel ® 440GX AGPset Design Guide 1-2 Introducti on 1.2 References • Intel ® P entium ® II Pr ocessor Datas heet • Intel ® 440GX A GPset Datasheet ( WWW ; order numb er 2906 38) • Intel 82371EB PCI-to-ISA/IDE Xceler ator (PIIX4) Datasheet (W WW ; order number 290562 ) • Intel Ar chitectur e Softwar e Develope r’ s Manual , V olume 1; [...]

Intel ® 440GX AGPset Design Guide 1-3 Introducti on 1.3 Intel ® P e ntium ® II Pr ocessor / Intel ® 440GX A GPset Overview The follo wing is a list of featur es that a Intel ® Pentium ® II processor / Intel ® 440GX System will provi de: • Full Support for up to two Intel ® Pen tium ® II pr ocessors, with system bus freq uencies of 100 MH[...]

Intel ® 440GX AGPset Design Guide 1-4 Introducti on Intel introduced the In tel ® Pen tiu m ® II p rocesso r as 350/ 100 an d 400/10 0 speeds wi th 512 KB L2 cache versions. 1. 3.2 In tel ® 440GX A GPset • The Intel ® 440GX A GP set is the four th gen eration chips et bas ed on the Intel ® Pentium ® Pro processor architecture. It h as been[...]

Intel ® 440GX AGPset Design Guide 1-5 Introducti on Figure 1-1 sh ows a blo ck diagram o f a typical platform b ased on the In tel ® 440GX A GPset. The 82443GX system b us interface suppor ts up to two I ntel ® Pentium ® II processors at the max imum bus frequen cy of 100 MHz. The p hysical interface design is based on the GTL+ specif ication a[...]

Intel ® 440GX AGPset Design Guide 1-6 Introducti on 1.3.2. 4 PCI Inte rf ac e The 82443GX PCI interface is 3 3 MHz Re vis ion 2.1 co mpliant and supports up to f i v e exter nal PCI bus masters in additio n to the I/O bridge (PIIX4E). 1.3.2 .5 Sys tem Clocking The 82443GX o perates the system bu s interface at 100 MHz, PCI at 33 MHz and A GP at 66[...]

Intel ® 440GX AGPset Design Guide 1-7 Introducti on Manageability features in each of these four technolog y areas combine to form the W ired for Management Baseline Specif ication. A cop y of the W ired for Management Baseline Specif ication can be obt ained from: ftp://download. intel.com/ial/wf m/baseline.pdf An on-line Desig n Guid e is av ail[...]

Intel ® 440GX AGPset Design Guide 1-8 Introducti on 1.3.3. 3 Remote W ake -U p If a PC supp orts a r educed po wer state, it mus t be pos sible to bri ng the sys tem to a fully po wered state in which all management interf aces are a v ailable. T ypically , the LAN adapter recog nizes a special packet as a signal to w ake up the system. Th is refe[...]

Intel ® 440GX AGPset Design Guide 1-9 Introducti on 1.4.2 General Design Recommendations 1. Intel recommends using an industry standard p rogrammabl e V oltage Re gulator Module (VRM) in stall ed in a VRM header o r an onb oard p rogrammab le v olt age re gulator d esign ed for Intel ® Pentium ® II processors. 2. Systems should be capable of v a[...]

Introductio n 1-10 Intel ® 440GX A G Pset De sign Guide[...]

2 Motherboard Design[...]

[...]

Intel ® 440GX AGPset Design Guide 2-1 Mother board Layout and Routin g Guidel ines Motherboar d La y out and Routing Guidelines 2 This chapter des cribes layout and rou tin g recommendati ons to in sure a rob us t design. Foll o w these guidelines as clos ely as possibl e. Any deviations from the guid elines listed he re shou ld be simulated to in[...]

Motherboa rd Lay out and Ro uting Gui delines 2-2 Intel ® 440GX A G Pset De sign Guide Figu re 2-2 and Figu re 2-3 sho w the proposed com ponent placement fo r a sin gle processor f or both A TX and NLX form factor designs. A TX Fo r m Fa ct o r : 1. The A TX placement and layout b elo w is recommended for single (UP) I ntel ® Pentium ® II proce[...]

Intel ® 440GX AGPset Design Guide 2-3 Mother board Layout and Routin g Guidel ines NLX F orm Fact or: 1. The NLX placement a nd layout belo w is recommended for a single ( UP) Intel ® Pentiu m ® II processo r / Intel ® 44 0GX A GPset system design . 2. The examp le placement belo w sho ws one Slot 1 connector , 4 DIMM sockets, and an A GP compl[...]

Motherboa rd Lay out and Ro uting Gui delines 2-4 Intel ® 440GX A G Pset De sign Guide Note: The top an d bott om rout ing la yers specify 1/2 oz. cu. Ho wev er , by the time the board is p lated, the traces will end about 1 oz. cu. Check with your fabrication vendor on the e xact v alue and insure that any signal simulatio n accounts for this val[...]

Intel ® 440GX AGPset Design Guide 2-5 Mother board Layout and Routin g Guidel ines Additional guidelines on board b uildup, placement and layout include: • For a 4-laye r single p rocessor de sign, doub le ended terminati on is recom m ended for GTL+ signals. One termination resistor is present on the processor substrate, an d the other terminat[...]

Motherboa rd Lay out and Ro uting Gui delines 2-6 Intel ® 440GX A G Pset De sign Guide 2.3.1 GTL+ Description GTL+ is the electrical bus techn ology used for the I ntel ® Pen tium ® Pro processor and Inte l ® Pen tiu m ® II p rocessor s ystem b us. GTL+ is a lo w output swing, in cident w a ve s witching, open- drain bus with external pull-u p[...]

Intel ® 440GX AGPset Design Guide 2-7 Mother board Layout and Routin g Guidel ines 2.3.3.2 Single Pr ocessor Recommended T race Lengths Single processor trace length recommendation s are summarize d in Ta b l e 2 - 1 . The recommended lengths are deri ved from the parametric sweeps and Monte Carlo analysis described in the follo wing s ection. NO [...]

Motherboa rd Lay out and Ro uting Gui delines 2-8 Intel ® 440GX A G Pset De sign Guide 2.3.4 Dual Pr o cessor Systems 2.3.4.1 Dual Pr ocessor Netw ork T opology and Conditions 2.3.4.2 Dual Pr ocessor Recomm ended T race Lengths The recommended trace lengths for dual processor d esigns are summari zed in Ta b l e 2 - 2 . Intel’ s simula tio ns ha[...]

Intel ® 440GX AGPset Design Guide 2-9 Mother board Layout and Routin g Guidel ines In the SET topology , the only termination is on the Intel ® Pent ium ® II pr ocessor substrate. There is no termination present at th e other end of the network. Due to the lack o f termination, SET exhibits much more rin gback than the du al terminated topo logy[...]

Motherboa rd Lay out and Ro uting Gui delines 2-10 Intel ® 440GX A G Pset De sign Guide 2.3.6 A dditiona l Gu ide l ine s 2.3.6.1 Minimizing Cr osstalk The follo wing general rules will minimize the impact of crosstalk in the high speed GTL+ b us design: • Maximize the space between traces. Maintain a minimu m of 0.010 ” between traces where v[...]

Intel ® 440GX AGPset Design Guide 2-11 Mother board Layout and Routin g Guidel ines 2.3.7 Design Methodology Intel r ecommends us ing t he follo wing desig n methodo log y when desi gning s ystems based on on e or two Intel ® Pen tiu m ® II p rocessors and one Intel ® 440 GX A GPset. The met hodolog y e volv ed from I ntel’ s experienc e deve[...]

Motherboa rd Lay out and Ro uting Gui delines 2-12 Intel ® 440GX A G Pset De sign Guide 2.3.8 P erf ormance Requirements Prior to perform ing interconne ct sim ul ations, establ ish the minim um and max imum flight time requirement s. Set up and h old requ irements determ ine the f light t ime boun ds for the host b us. The system contains multipl[...]

Intel ® 440GX AGPset Design Guide 2-13 Mother board Layout and Routin g Guidel ines Section 2.7, “T iming Analysis” on page 2-17 describes the timing analysis for the 10 0 MHz host bus in more detail . Ta b l e 2 - 4 pro vides recommende d fligh t time sp ecifications for si ngle and dual Intel ® Pentium ® II processor systems. Flight times [...]

Motherboa rd Lay out and Ro uting Gui delines 2-14 Intel ® 440GX A G Pset De sign Guide The methodology th at Intel recommends is kno wn as “Sensiti vity Analysis”. In sensiti vity analysis, intercon nect paramet ers are v aried to underst and ho w they af fect system timing a nd sign al integrity . Sensitivity analysis can be further broken i[...]

Intel ® 440GX AGPset Design Guide 2-15 Mother board Layout and Routin g Guidel ines 2.5.1 Cr osstalk and the Multi-Bit Adjustment F actor Coupled lines s hould be in cluded in the post -layout simul ations. The fligh t times listed in Ta b l e 2 - 4 apply to single bit sim ulations only . They include an allo wance for crosstalk. Crosstalk ef fect[...]

Motherboa rd Lay out and Ro uting Gui delines 2-16 Intel ® 440GX A G Pset De sign Guide 2.6.2 Signal Quality Measurement Signal integrity is specif ied at the pro cessor core, which is not accessible. Intel has found that there can be substantial miscorrelation between r ingback at the edge f inger versus the core. Th e miscorrelation creates inst[...]

Intel ® 440GX AGPset Design Guide 2-17 Mother board Layout and Routin g Guidel ines 2.7 Timing Analysis T o determine the av ailable flight time win do w perform an initial ti ming analysis. An alysis of s etup and hold co nditions w ill determine the m inimum and ma ximum flight time bounds fo r the host bus. Use the following equations to establ[...]

Motherboa rd Lay out and Ro uting Gui delines 2-18 Intel ® 440GX A G Pset De sign Guide Notice that the timing eq uations include an extra te rm to account for th e delay du e to routing of the BCLK trace on the processor sub strate from the pr ocessor edge f ingers and the processor core. Adding the BCLK adjustment to the timing calculations betw[...]

Intel ® 440GX AGPset Design Guide 2-19 Mother board Layout and Routin g Guidel ines 2.8 A GP Lay out an d Routing Guidelin es For the def inition of A GP Interface functionality (protocols, rules and signalin g mechanisms, as well as the platform lev el aspects of AGP functionality), refer to the latest AGP Interface Specifi cation r e v 1.0 and t[...]

Motherboa rd Lay out and Ro uting Gui delines 2-20 Intel ® 440GX A G Pset De sign Guide It is always best to reduce the line length mismatch wherev er possible to insure added mar gin. It is also best to separate the traces by as much as possible to red uce the amount of trace to trace coupling. The clock lines on the mo therboard can co uple with[...]

Intel ® 440GX AGPset Design Guide 2-21 Mother board Layout and Routin g Guidel ines For trace leng ths that are b etween 1.0 inch and 4.5 inches, a 1: 1 trace spacing is recommend ed for data lines. The strobe requ ires a 1:2 trace spacing. This is for designs that req uire less than 4.5 inches between the A GP device and the A GP target. Longer l[...]

Motherboa rd Lay out and Ro uting Gui delines 2-22 Intel ® 440GX A G Pset De sign Guide Some of t he control sign als requi re pull -up resi stors to be in stalle d on th e motherbo ard. A GP signals m ust be p ulled up to VCC 3.3 usi ng 8.2 K to 10 K ohm pu ll- up resi stors (refer to Section 3.5.1, “82 443GX In terface” o n page 3-10 ). Pull[...]

Intel ® 440GX AGPset Design Guide 2-23 Mother board Layout and Routin g Guidel ines There are also “popu lation” rules which need to b e observ ed. T o properly adjust memory timings for 100 MHz o peration, it is asked of the OEM and end user to populate the motherboar d starting with the DIMM located the furthest from the 82443GX. 2.9.1 .1 Ma[...]

Motherboa rd Lay out and Ro uting Gui delines 2-24 Intel ® 440GX A G Pset De sign Guide 2.9.1.3 T race Width vs. T race Spacing T o minimize the crosstalk, a 1:2 trace width vs. trace spacing routing (e.g ., 6 mils on 9 mils o r 5 mils on 10 mils) should be used fo r all memory interf ace signals. 2.9.2 Memor y Lay out & Routing Guidelines Lay[...]

Intel ® 440GX AGPset Design Guide 2-25 Mother board Layout and Routin g Guidel ines . T able 2-18. FET Switch DQ Route E xample Figure 2-20. Mot herboard Model—Data (MDxx), 4 D IMMs v004 0.6” 82443GX 1.1” - 2.0” 0.7” - 2.4 ” 0.3” - 1.0” 0.6” FET SW 82443G X 0.7” - 2.4” 0.4” - 0.6” DIMM Modul e 2 DIMM Modul e 1 FET Switch [...]

Motherboa rd Lay out and Ro uting Gui delines 2-26 Intel ® 440GX A G Pset De sign Guide Figure 2-21. Motherboard Model—DQMA[0,2 :4,6:7], 4 DIMMs Figure 2-22. Motherboard Model—DQM_A [1,5], 4 DIMM s 82443G X 1.0” - 3.25” 0.4” - 0.6” DIMM Modul e 1 DIMM Modul e 2 0.4” - 0.6 ” DIMM Modul e 3 DIMM Modul e 4 0.4” - 0.6” 82443GX 1 .0[...]

Intel ® 440GX AGPset Design Guide 2-27 Mother board Layout and Routin g Guidel ines Figure 2-24. Mot herboard Model—DQM_B[1,5], 4 DIM Ms 82443G X 1.0” - 3.25” 0.4” - 0.6” DIMM Mod ule 3 DIMM Mod ule 4 Figure 2-25. Mot herboard Model—CS_A#/CS_B#, 4 DIMMs Figure 2-26. Mot herboard Model—SRAS_A#, 4 DI MMs 82443G X 1.0” - 4.0” DIMM M[...]

Motherboa rd Lay out and Ro uting Gui delines 2-28 Intel ® 440GX A G Pset De sign Guide T able 2-19 . Motherboard Model: SR AS_B#, 4 DIMM s T able 2-20 . Motherboard Model: SC AS_A#, 4 DIMM s T able 2-21 . Motherboard Model: SC AS_B#, 4 DIMM s 82443GX 1.0” - 3.0” 0.4” - 0.6” DIMM Mod ule 3 DIMM Mod ule 4 82443GX 1.0” - 3.0” 0.4” - 0.[...]

Intel ® 440GX AGPset Design Guide 2-29 Mother board Layout and Routin g Guidel ines T able 2-22. Motherboard Model: WE_A#, 4 DIMMs T able 2-23. Motherboard Model: WE_B#, 4 DIMMs T able 2-24. Motherboard Model: MA_A[14:0], 4 D IMMs 82443G X 1.0” - 3.0” 0.4” - 0.6” DIMM Mod ule 1 DIMM Mod ule 2 82443G X 1.0” - 3.0” 0.4” - 0.6” DIMM M[...]

Motherboa rd Lay out and Ro uting Gui delines 2-30 Intel ® 440GX A G Pset De sign Guide 2.9.3 4 DIMM Routing Guideli nes [NO FET] 2.9.4 PCI Bus Routing Guidelines The 82443GX pro vides a PCI Bus interface that is compliant with the PCI Local Bus S pecif ication. The implementation is o ptimized for high-p erformance data streaming when the 82 443G[...]

Intel ® 440GX AGPset Design Guide 2-31 Mother board Layout and Routin g Guidel ines Because of the specif ics of an A TX layout, it is recommended that the PIIX4E compo nent is at the “END” of the PCI b us, as show n in F igure 2-2 8 . This insures proper “t ermination” of the PCI Bus signals. 2.9.5 Decoupling Guidelines: Intel ® 440GX A [...]

Motherboa rd Lay out and Ro uting Gui delines 2-32 Intel ® 440GX A G Pset De sign Guide 2.9.6 Intel ® 440GX A G Pset Cloc k La yout Recommendations 2.9.6.1 Clock Routing Spacing A Intel ® Penti u m ® I I proces sor / Intel ® 44 0GX A GPset platform requires a clock synthesizer for supplying 100 MHz system b us clocks, PCI clock s, APIC clocks,[...]

Intel ® 440GX AGPset Design Guide 2-33 Mother board Layout and Routin g Guidel ines 2.9.6.3 P CI Cloc k La yout PCI cloc k net s should be routed a point- to-po int conne ctions w ith a 22 O hm ser ies resis tor that is to be placed as close to the ou tput pins on th e clock dri ver as possible (<0.5”) . Layout gu idelines: Match trace length[...]

Motherboa rd Lay out and Ro uting Gui delines 2-34 Intel ® 440GX A G Pset De sign Guide 2.9. 6.5 A GP C loc k Lay out Series T ermination: 22 Ohm series termination should be used for the A GP clocks. Layout guidelines: T he feedback clock tr ace length equals the standard clock motherboard trace length plus the car d trace length. Note: One driv [...]

3 Design Checklist[...]

[...]

Intel ® 440GX AGPset Design Guide 3-1 Design Ch ecklist Design Chec klist 3 3.1 Overview The following checklist is intended to be used for schematic revie ws of Intel ® 440GX A G Ps et desktop d esigns. It does no t represen t the only way to d esign the system, but provides recommendatio ns base d on the Int el ® 440 GX A GP set reference plat[...]

Intel ® 440GX AGPset Design Guide 3-2 Design Ch ecklist 3.3 Intel ® P e ntium ® II Pr ocessor Checklist 3. 3.1 In tel ® Pe n t i u m ® II Proce ssor Figure 3-1. Pull-up Resistor Example T able 3-1. Slot Connectivity (Shee t 1 of 3) Processor Pin Pin Connection 100/66# UP: Connected to CK100. 10K ohm series res istor to MAB#12. 200 ohm pull-up [...]

Intel ® 440GX AGPset Design Guide 3-3 Design Ch ecklist DBSY# UP : Connect to 82443GX; DP : Conn ect CPUs and 82443GX . DEFER# UP: Connect to 82443GX; DP : Connect CPU s and 82443GX. DEP[7:0] No connect. DRD Y# UP: Connect to 82443GX; DP : Connect CPUs an d 82443GX. EMI Connect to GND . FERR# UP : Connect to PIIX4E, 220 ohm pull-up to 2.5V . DP : [...]

Intel ® 440GX AGPset Design Guide 3-4 Design Ch ecklist TDO UP : Connected to ITP . 150 ohm pull-up t o 2.5V . DP : Connected to jumpers betw een ITP and CPU signals. See DP schematics f or details. TDI UP : Connected to ITP . 150 ohm - 330 ohm pull-up to 2.5V . DP : Connected to jumpers betw een ITP and CPU signals. See DP schematics f or details[...]

Intel ® 440GX AGPset Design Guide 3-5 Design Ch ecklist 3. 3.2 In tel ® Pe n t i u m ® II Proce ssor Cloc ks • Include a circuit fo r the system b us clock to core f r equency ratio to the pr ocessor . The ratio should be conf igurable as opposed to hard wi red. The b us frequenc y select str aps will be latched on the ris ing edge of CR ESET#[...]

Intel ® 440GX AGPset Design Guide 3-6 Design Ch ecklist used b y other logic req uiring CMOS/TTL logic le vels. The VID lines on the Slot 1 connector are 5V tolerant. • Vcc (±5%) s hould be pro vided to t he Slot 1 sign al Vcc p in B 109. T his po wer connection is not used by the Intel ® Pentium ® II processor . It is required for the Slot 1[...]

Intel ® 440GX AGPset Design Guide 3-7 Design Ch ecklist 3.3.4 Uni-Pr ocessor (UP) Slot 1 Chec klist • A UP system must connect BREQ0# of the Sl ot 1 co nnector t o the 824 43GX’ s BREQ0# signal. This will assign an agent ID of 0 to the processo r . BREQ1# on th e Slo t 1 connector is left as a no connect. • For a UP design, one set of GTL+ t[...]

Intel ® 440GX AGPset Design Guide 3-8 Design Ch ecklist 3.4 Intel ® 440GX A GPset Clocks 3.4.1 CK100 - 100 MHz Clock Synthesizer • The system clock which pro vides 100 MHz to the processor and th e Intel ® 440 GX A GPset, and the clocks for the APIC must be +2 .5V . • If implemented in the clock chip, p in 28, when str apped lo w , pro vides[...]

Intel ® 440GX AGPset Design Guide 3-9 Design Ch ecklist 3.4.2 CKBF - SDRAM 1 to 18 Clock Buffer • A 4.7K ohm pu ll-up to VCC 3. 3 on the OE pin is needed to enab le the bu f fer . • Note that DCLKRD pi n has been chang e d to a no connect (NC). The DC LK RD fun ctionality has been combined with DCLKWR. If desire to remo ve the trace g oing to [...]

Intel ® 440GX AGPset Design Guide 3-10 Design Ch ecklist 3.5 82443GX Host B ridge 3.5.1 82443GX Inte rfa ce T able 3-4. 82443GX Connectivity (S heet 1 of 3) SIGNAL CONNECTION AD#[31:0] Connected to PCI b us. ADS# Connected to CPUs. AGPREF Connected to be 0.4 of VCC 3.3 . Can be performed b y a vol tage divider . BNR# Connected to CPUs . BPRI# Conn[...]

Intel ® 440GX AGPset Design Guide 3-11 Design Ch ecklist GADSTBA, GADSTBB, GDEVSE L# , GFRAME#, GGNT#, GIRD Y#, GREQ#, GST OP#, GTRD Y# , 8.2K ohm pull-ups to 3.3V . Connected to A G P connector. GP AR 100K ohm pull-down required. C onnect to AG P connector . GTLREF A, GTLREFB GTL buff er v oltage ref erence input (1.0V = 2/3 vtt) HA[31:3] # Conne[...]

Intel ® 440GX AGPset Design Guide 3-12 Design Ch ecklist • GTLREFx pins are dri ven from indepe ndent v oltage di viders which set th e GTLREFx pins to VTT*2/3 usi ng a 75 ohm and 15 0 ohm re sisto r ratio . • The 82443GX GTL_ REF[B: A] pins shou ld be adeq uately dec oupled . • The 82443GX compon ent is a 3.3V component . All pin s labeled [...]

Intel ® 440GX AGPset Design Guide 3-13 Design Ch ecklist — TMS (connecto r pin A3) and TDI (connect or pin A4) should be independentl y bussed and pulled up with 5K o h m (approximate) resistors . — TRST# (connect or pin A1) and TC K (connector pin B2) should be indepen dently b ussed and pull ed do wn with 5K ohm (app roxim ate) res istor s. [...]

Intel ® 440GX AGPset Design Guide 3-14 Design Ch ecklist 3.6 Intel ® 440GX A GPset Memory Interface 3.6.1 SDRAM Con nections NO TES: 1. So me of the pin ranges abov e are dependent on which DIMM is being re viewed. “x” and “y” indicate signal copies. 2. MAAx x address lines need to be routed to the two DIMM socket s closest to the 82443GX[...]

Intel ® 440GX AGPset Design Guide 3-15 Design Ch ecklist 3.6.2 DIMM Solution Wit h FET Switc hes • W ith ex isti ng 64Mb it technol ogy , 512 MB, 1 GB and 2 GB support for ser ver s and work stations must h av e 4 double si ded DIMMs. • 500 ohm - 1K ohm pull-do wn resistors on each of the secon d inputs (1A2, 2A2, etc.) are recommended o n the[...]

Intel ® 440GX AGPset Design Guide 3-16 Design Ch ecklist 3.7 82371EB (PIIX4E) 3.7.1 PIIX4E Connections T able 3-7. PIIX4E Connectivity (Sheet 1 of 4) Signal Names Connection 48MHz Connect to CK100 through a 22 ohm series resistor . A20GA TE Connected to SIO . 8.2K ohm pull-up to VCC3. A20M# Part of CPU/bus frequency circuit. 2.7K ohm pul l-up to V[...]

Intel ® 440GX AGPset Design Guide 3-17 Design Ch ecklist IOCHCK# Connected to ISA slots. 4.7K ohm pull-up to VCC. IOCHRD Y Connected to ISA slots and Ult ra I/O . 1K ohm pull-up to VCC. IOCS16# Connec ted to ISA slots. 1K ohm pull-up t o VCC . IOR# Connected to ISA slots, Ultra I/O , LM79. 8.2K ohm pull-up to VCC . IOW# Connected to I SA slots, Ul[...]

Intel ® 440GX AGPset Design Guide 3-18 Design Ch ecklist PHLD# Connected to 82443GX. 8.2K ohm pull-up t o VCC3. PHLD A# Connected to 82443GX. 8.2K ohm pull-up t o VCC3. PIORD Y Connec ted to IDE through 47 ohm series resistor . 1K ohm pull-up to VCC on the PIIX4E side of the ser ies resistor . PIRQ [D :A]# 2.7K ohm pull-up to 5V or 10K ohm pull-up[...]

Intel ® 440GX AGPset Design Guide 3-19 Design Ch ecklist SMBCLK , SMBD A T A Connect to all de vices on SMBus. 2.7K ohm pull-up to VCC3. Thi s value m ay need to be adjusted based on b us loading. SMEMR#, SMEMW# Connected to ISA slots . 1K ohm pull-up to VCC . SMI# 430 ohm pull-up to 2.5V . This is an open dr ain output from PIIX4E. UP : Connected[...]

Intel ® 440GX AGPset Design Guide 3-20 Design Ch ecklist 3.7. 2 IDE Rou ti ng Gu ideline s This section contains guidelines for connecting and routing the PIIX4E IDE interf ace. The PIIX4E has two independent IDE channels. This section pro vides guidelines for IDE connector cabling and motherboard design, including comp onent and resistor placemen[...]

Intel ® 440GX AGPset Design Guide 3-21 Design Ch ecklist One resis tor per IDE connector is recommend ed for all s ignals. F or signals labeled as 22-47 Ω , the correct v alue should be determined for each unique moth erboard de sign, based on signal quality . RESET comes from the PIIX4E RS TD R V signal throu g h a Schmitt trigger The design co[...]

Intel ® 440GX AGPset Design Guide 3-22 Design Ch ecklist 3.7.3 PIIX4E P o wer And Ground Pins • Vcc, Vcc(R TC), Vcc(SUS), and Vcc(USB) must be tied t o 3.3V . • V REF mus t be tied to 5V in a 5V to lerant system. This si gnal must be p ower u p before or simulta neous to Vcc, and i t must be po wer do wn after or s imultaneo us to Vcc. Fo r th[...]

Intel ® 440GX AGPset Design Guide 3-23 Design Ch ecklist Third, if the design currently uses an in -line acti ve g ate/buf fer on PCIRST# to dri ve the PCI bus, consider removal of this gate/buf fer entirely . The PIIX4/PIIX4E is des igned to drive the entire PCI bus . 3.9 ISA Signals 3.10 ISA an d X-Bus Signals • The PIIX4E will support a maxim[...]

Intel ® 440GX AGPset Design Guide 3-24 Design Ch ecklist 3.11 USB In terface • Contact your local Intel Field Sales representativ e for the following Application Note: 82371AB PI IX4 Appli cation No te #1: USB Design Guide And Chec klist Rev 1.1 . T h is document di scusses details of t he PI IX4/PIIX4E i mplementati on of t he Uni v ersal Seri [...]

Intel ® 440GX AGPset Design Guide 3-25 Design Ch ecklist 3.13 Fl ash Design 3.13.1 Dual-Footprint Flash Design New featur es are coming to the PC continue to increase the size o f BIOS code, pushing the limits of the 1 Mbit bo undary . OEMs have already con ver ted man y PC designs to 2 Mbit BIOS and higher, and more will follow . Since it is diff[...]

Intel ® 440GX AGPset Design Guide 3-26 Design Ch ecklist Following are general layout guidelin es for us ing the Intel’ s boot blo c k flash memories (28F001 GX/28F002 BC) in t he syst em: • If adding a switch on VPP for wr ite protection, switch to GND instead of VCC. • Connect the DU pin of the 2Mbit de vices t o GND if anticipating to use[...]

Intel ® 440GX AGPset Design Guide 3-27 Design Ch ecklist (WP# pin not a vailable on 8-Mbit 4 4-lead PSOP . In this package, treat as if the WP# p in is internally tied low , effectiv ely eliminating th e last ro w of the table below .) • Use either A16 or A17 inv ersion for both the 2Mb it or 4Mbit to differentiate between recovery and normal mo[...]

Intel ® 440GX AGPset Design Guide 3-28 Design Ch ecklist 3.14 Syste m and T est Sig nals • 8.2K ohm pu ll-up resistor i s recommen ded on the TES T# pin of the PIIX4E. 3.15 P ower Management Sig nals • A power b utton is required by the A CP I speci fication. • PWRBTN# is connected to the front panel on /off power button. The PII X4E integra[...]

Intel ® 440GX AGPset Design Guide 3-29 Design Ch ecklist standb y v olt age is not prov ided b y the po wer s uppl y , the n tie PWR OK signal on the PIIX4E to the RSMRST# s ignal. • If an 8. 2 K ohm resist or divider is u sed t o d ivide the RSMR ST# sig nal down to a 3V level for input to the PIIX4E, the rise time of this signal will be approx[...]

Intel ® 440GX AGPset Design Guide 3-30 Design Ch ecklist • The system reset button has typically b een connected indirectly to th e PWR OK input of the PIIX4/PIIX4E. This techniqu e will not reset the susp end well logic, which includ es the SMBus Host and Slav e controllers. T o reset the hardware in the suspend well, the reset b utton should b[...]

Intel ® 440GX AGPset Design Guide 3-31 Design Ch ecklist • Poll the p o wer b utton status bit durin g POS T while SMIs are not l oaded and go directl y to so ft- of f if it gets set. • Always install an SMI handler for the power b utton that ope rates un til A C PI is enabled. • Emergen cy Overr ide: Pressing the po wer button for 4 seconds[...]

Intel ® 440GX AGPset Design Guide 3-32 Design Ch ecklist be stubbed of f the trace r un and must be as close as po ssible to the PIIX4/PIIX4E . The capacitor must be no further than 0.5 inch from the PIIX4/PIIX4 E. If a stub is requ ired, it should be k ept to a fe w mm maximu m leng th. Th e ground con nection should be made through a via to the [...]

Intel ® 440GX AGPset Design Guide 3-33 Design Ch ecklist PIIX4E. F or A CPI compliance, this signal must be conn ected to the IO APIC. There are two different routing options: — INTIN9: IRQ9OUT# can be con nected to INTIN9 on the IO APIC. The A CPI BIOS will report to the OS that the S CI uses IRQ9 for bo th PIC and APIC enabled platforms . Howe[...]

Intel ® 440GX AGPset Design Guide 3-34 Design Ch ecklist • Analog inpu ts feed i n vertin g op-amp stages, useful f or moni toring p ower suppl y re gulat ion. • The LM79 is a 5 V part, ho wev er SMBus requires a 3.3V interface. Level translation circuitry is required. See the refer ence schematics for an e xample circuit. • CHASSIS_INTR U a[...]

Intel ® 440GX AGPset Design Guide 3-35 Design Ch ecklist 3.18.4 W ake On LAN (W OL) Header • A 3-pin W O L header i nterconnects the NIC an d motherbo ard, and requires a 5VSB to pi n1. • The WOL supports the MP_W akeup pulse, allo wing it to turn on the system via a signal pulse. The LID input on the PIIX4E requires a 16 ms debounce sig nal. [...]

Intel ® 440GX AGPset Design Guide 3-36 Design Ch ecklist 3.19.2 Design Considera t ions • For UP systems to suppo r t both the curren t Intel ® Pentium ® II processor and future processors, it is h ighly recomm ended that storage space fo r two (o r more) BIOS Updates be provided. This will allow manufacturing flexibility to install eith er pr[...]

Intel ® 440GX AGPset Design Guide 3-37 Design Ch ecklist 3.21.1 Design Considera t ions • The Intel ® Pentium ® II processor retention mech anism, retention mechanism attach mo unt and heat sink suppo rt is an optional sup port stru cture for retaining th e Slot 1 processor in the system du ring shock and vi bration situatio ns. If these Intel[...]

Intel ® 440GX AGPset Design Guide 3-38 Design Ch ecklist 3.23 Lay out Ch ec klist 3.23.1 Routing and Board F ab ricatio n • VRM 8.2 Su pport: Is the Vcc CORE trace/power plane suf ficient to ensur e Vcc CO RE mee ts specification. See the Intel ® P entium ® II Dat asheet for trace/po wer plane resistance and length requirements. • V TT shoul[...]

4 Deb ug Recommendations[...]

[...]

Intel ® 440GX AGPset Design Guide 4-1 Debug Recomme ndatio ns Deb ug Recommendations 4 This chapter provides tool informatio n, logic suggestion s, technical support options and a summary of the p roblems wh ich ha ve been fou nd to be ass ociated with s ystem d eb ug. Alth ough n ot comprehensi ve in scope, the recommenda tions are included to pr[...]

Intel ® 440GX AGPset Design Guide 4-2 Debug Recomme ndatio ns Contact your local Intel Field Sales representati v e to complete the prop er software license agreement and n on-disclosure agr eement required to rec eive the ITP . 4.2.3 Bus Functional Model (BFM) A bus functional model for the Intel ® Pentium ® II processo r sy stem bus is a vaila[...]

Intel ® 440GX AGPset Design Guide 4-3 Debug Recomme ndatio ns The extra loading of the LAI562 requires stronger pull-u p v alues on the target system. Ho wev er , due to the current limitations o f some signal drivers, this stronger v alue may not be feasible. Calculation of the correct pull-u p resistor value for each of the CMOS signals should i[...]

Intel ® 440GX AGPset Design Guide 4-4 Debug Recomme ndatio ns Inputs t o the Sl ot 1 co nnector , from system l ogic (as suming a 14 mA driv er): • PWRGOOD 150 - 330 ohm • INIT# 150 - 330 ohm • LINT [ 0 ] /INTR 150 - 330 ohm • LINT [ 1 ] /NMI 150 - 330 ohm • IGNNE# 150 - 330 ohm • A20M# 150 - 330 ohm Bi-directional signal to/from the S[...]

Intel ® 440GX AGPset Design Guide 4-5 Debug Recomme ndatio ns 4.3.2.1 Debug C onsiderations • As tec hno lo g y dr ives bet t er lo w po wer mo des, the Vcc CORE current demand could appr oach 0 Amps. This may cause a regulator to go out of re gulation. Place pads for a load resistance on the Vcc CORE regulator in the event the re gulator cannot[...]

Intel ® 440GX AGPset Design Guide 4-6 Debug Recomme ndatio ns • The Global Descriptor T able (GDT) must be align ed. The GDT mu st be located on a D W ord boundary , or else setting the PE bit and branching will cause a SHUTDOWN transaction. • The ITP “pins” command may be u sed to check reset con figuratio n pin states. Be a ware, howe ve[...]

5 Third P arty V endors[...]

[...]

Intel ® 440GX AGPset Design Guide 5-1 Third-Party V endor Inf or mation Thir d-P ar ty V endor Inf ormation 5 This desi gn gu id e has bee n compiled to gi ve an o vervie w of important d esi gn con si d erati ons whi le prov iding sources for additio nal information. This chap ter includes info rmation re garding v arious third-par ty v endor s w[...]

Intel ® 440GX AGPset Design Guide 5-2 Third-Party V endor Inf or mation 5.1.1 V oltage Regulator Modules The follo wing v endors are dev eloping DC-DC con verter mod ules for Intel ® Pentiu m ® II processo r volt age and current requ irements per the VR M 8.2 DC-DC Con vert er Design Guidelines . 5.1.2 V oltage Regulator Control Silicon The foll[...]

Intel ® 440GX AGPset Design Guide 5-3 Third-Party V endor Inf or mation 5.2 Intel ® 440GX A GPset 5.2.1 Cloc k Drivers Intel h as su pplied specif ications to clock dri ver v endors, includi ng the fo llo wing. The specif icatio ns def ine r equirement s for Int el ® Pen tiu m ® II p roces sor -based sy stems wit h Int el ® 440GX A GPset. Inte[...]

Third-P ar ty V end or Informa tion 5-4 Intel ® 440GX A G Pset De sign Guide 5.3 Other Processor Componen ts 5.3.1 Slot 1 Co nnector Public informatio n; see Intel ® Pentium ® II Proces sor Sup port Compon ents W eb page: http://developer .intel.com/ design/P entiumII/components/in dex.htm 5.3.2 Mechanical Suppor t Public informatio n; see Intel[...]

A Refer ence Design Schematics[...]

[...]

Intel ® 440GX AGPset Design Guide A-1 Intel ® 440GX A GPset Platform R ef erence Design Intel ® 440GX A GPset Platf orm Reference Design A This section describes the DP/Intel ® 440GX A GPset 4-DIMM Reference Design Schematics. The description of each schem atic page is named b y the logic block sho wn on that page. The numbers after th e schema[...]

Intel ® 440GX A GPset Pl atform Reference De sign A-2 Intel ® 440GX A G Pset De sign Guide 82443GX Component (Syst em bus and DRAM Interfaces) 8 This page sho ws the 82443GX component, System b us and DRAM Interfaces. The 82443GX connects to the lower 32 bits of the CPU address bus and the CPU cont rol signals, and g enerates DRAM control signals[...]

Intel ® 440GX AGPset Design Guide A-3 Intel ® 440GX A GPset Platform R ef erence Design Ultra I/O Component 20 This page shows the Ultra I/O component. The R TC may optionally be used. An Infra Red Header Port is also optional. A GP Connector 21 This page sho ws the A GP connector . In this design, A GP INT A and INTB are co nnected to the PCI IN[...]

Intel ® 440GX A GPset Pl atform Reference De sign A-4 Intel ® 440GX A G Pset De sign Guide Power Connectors Front Panel Jumpers 32 This page sho ws the system A TX po wer connector , hardware reset logic, and standard chassis connectors fo r the hard disk, po wer LEDs, and speak er ou tput. I ncluded on this page are the dual - color LED circuit [...]