Warning: mysql_fetch_array() expects parameter 1 to be resource, boolean given in /home/newdedyk/domains/bkmanuals.com/public_html/includes/pages/manual_inc.php on line 26
Cypress Semiconductor CY7C68033 manuale d’uso - BKManuals
Italiano dropdown-ico

Cypress Semiconductor CY7C68033 manuale d’uso

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

Vai alla pagina of

Manuali d’uso simili

Un buon manuale d’uso

Le regole impongono al rivenditore l'obbligo di fornire all'acquirente, insieme alle merci, il manuale d’uso Cypress Semiconductor CY7C68033. La mancanza del manuale d’uso o le informazioni errate fornite al consumatore sono la base di una denuncia in caso di inosservanza del dispositivo con il contratto. Secondo la legge, l’inclusione del manuale d’uso in una forma diversa da quella cartacea è permessa, che viene spesso utilizzato recentemente, includendo una forma grafica o elettronica Cypress Semiconductor CY7C68033 o video didattici per gli utenti. La condizione è il suo carattere leggibile e comprensibile.

Che cosa è il manuale d’uso?

La parola deriva dal latino "instructio", cioè organizzare. Così, il manuale d’uso Cypress Semiconductor CY7C68033 descrive le fasi del procedimento. Lo scopo del manuale d’uso è istruire, facilitare lo avviamento, l'uso di attrezzature o l’esecuzione di determinate azioni. Il manuale è una raccolta di informazioni sull'oggetto/servizio, un suggerimento.

Purtroppo, pochi utenti prendono il tempo di leggere il manuale d’uso, e un buono manuale non solo permette di conoscere una serie di funzionalità aggiuntive del dispositivo acquistato, ma anche evitare la maggioranza dei guasti.

Quindi cosa dovrebbe contenere il manuale perfetto?

Innanzitutto, il manuale d’uso Cypress Semiconductor CY7C68033 dovrebbe contenere:
- informazioni sui dati tecnici del dispositivo Cypress Semiconductor CY7C68033
- nome del fabbricante e anno di fabbricazione Cypress Semiconductor CY7C68033
- istruzioni per l'uso, la regolazione e la manutenzione delle attrezzature Cypress Semiconductor CY7C68033
- segnaletica di sicurezza e certificati che confermano la conformità con le norme pertinenti

Perché non leggiamo i manuali d’uso?

Generalmente questo è dovuto alla mancanza di tempo e certezza per quanto riguarda la funzionalità specifica delle attrezzature acquistate. Purtroppo, la connessione e l’avvio Cypress Semiconductor CY7C68033 non sono sufficienti. Questo manuale contiene una serie di linee guida per funzionalità specifiche, la sicurezza, metodi di manutenzione (anche i mezzi che dovrebbero essere usati), eventuali difetti Cypress Semiconductor CY7C68033 e modi per risolvere i problemi più comuni durante l'uso. Infine, il manuale contiene le coordinate del servizio Cypress Semiconductor in assenza dell'efficacia delle soluzioni proposte. Attualmente, i manuali d’uso sotto forma di animazioni interessanti e video didattici che sono migliori che la brochure suscitano un interesse considerevole. Questo tipo di manuale permette all'utente di visualizzare tutto il video didattico senza saltare le specifiche e complicate descrizioni tecniche Cypress Semiconductor CY7C68033, come nel caso della versione cartacea.

Perché leggere il manuale d’uso?

Prima di tutto, contiene la risposta sulla struttura, le possibilità del dispositivo Cypress Semiconductor CY7C68033, l'uso di vari accessori ed una serie di informazioni per sfruttare totalmente tutte le caratteristiche e servizi.

Dopo l'acquisto di successo di attrezzature/dispositivo, prendere un momento per familiarizzare con tutte le parti del manuale d'uso Cypress Semiconductor CY7C68033. Attualmente, sono preparati con cura e tradotti per essere comprensibili non solo per gli utenti, ma per svolgere la loro funzione di base di informazioni e di aiuto.

Sommario del manuale d’uso

  • Pagina 1

    EZ-USB NX2LP-Flex™ Flexible USB NAND Flash Controller CY7C68033/CY7C68034 Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 001-04247 Rev . *D Revised September 21, 2006 CY7C68033/CY7C68034 Silicon Features • Certified compliant for Bus- or Self-powered USB 2.0 operation (TID# 4 [...]

  • Pagina 2

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 2 of 33 Default NAND Firmware Features Because the NX2LP-Flex™ is intended for NAND Flash-based USB mass storage appli cations, a default firmware image is include d in the development kit with the following features: • High (480-Mbps) or full (12-Mbps) speed USB support • Both common NA[...]

  • Pagina 3

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 3 of 33 Figure 1. Example DVB Block Diagram Figure 2. Example G PS Block Di agram The “Reference De signs” sectio n of the Cypress we b site provides additional tools fo r typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, a[...]

  • Pagina 4

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 4 of 33 Buses The NX2LP-Flex features an 8- or 16-bit ‘F IFO’ bidirectional data bus, multiplexed on I/O por t s B and D. The default firmware image implements an 8-bit data bus in GPIF Master mode. It is recommended that addi tional inter- faces added to the default firmware imag e use th[...]

  • Pagina 5

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 5 of 33 Figure 4. NX2LP-Flex Enumeration Sequenc e Normal Operation Mode In Normal Operation Mode, th e NX2LP-Flex b ehaves as a USB 2.0 Mass S torage Class NAND Flash controller . This includes all typical USB device states (powered, configured, etc.). The USB descri p to rs are re tu rn ed a[...]

  • Pagina 6

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 6 of 33 If Autovectoring is enabl ed (A V2EN = 1 in the INTSET -U P register), the NX2LP-Flex su bstitutes its INT2VEC byte. Therefore, if the high byte (‘page’) of a jump-table address is preloaded at location 0x544, the automatically-inserted INT2VEC byte at 0x545 will direct the jump to[...]

  • Pagina 7

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 7 of 33 If Autovectoring is enabl ed (A V4EN = 1 in the INTSET -U P register), the NX2LP-Flex su bstitutes its INT4VEC byte. Therefore, if the high byte (‘page’) of a jump-table address is preloaded at location 0x554, the automatically-inserted INT4VEC byte at 0x555 will direct the jump to[...]

  • Pagina 8

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 8 of 33 Wak eu p P i n s The 8051 puts itself and the rest of the chip into a power-down mode by setting PCON.0 = 1. This stops the oscillator and PLL. When W AKEUP is asserted by external logic, the oscil- lator restarts, af ter the PLL stabilizes, and then the 8051 receives a wakeup interrup[...]

  • Pagina 9

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 9 of 33 Endpoint RAM Size • 3 × 64 bytes (Endpoints 0 and 1) • 8 × 512 bytes (Endpoints 2, 4, 6, 8) Organization • EP0 — Bidirectional endpoint zero, 64-byte buffer • EP1IN, EP1OUT — 64-byte buffers, bulk or interrupt • EP2,4,6,8 — Eight 512-byte buffers, bulk, interrupt, or [...]

  • Pagina 10

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 10 of 33 Default High-Speed Alterna te Settings External FIFO Interface Architecture The NX2LP-Flex slave FIFO ar chitecture has ei ght 512-byte blocks in the endpoint RAM th at direc tly serve as FIFO memories, and are controlled by FIFO control sig nals (such as SLCS#, SLRD, SL WR, SLOE , PK[...]

  • Pagina 11

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 1 1 of 33 the default NAND firmwa re image implements an 8-bit data bus and up to 8 chi p enable pins on the GPIF ports, it is recom- mended that designs ba sed upon the d efault firmware image use an 8-bit data bus as well. Each GPIF vector defines the state of th e control outputs, and deter[...]

  • Pagina 12

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 12 of 33 Pin Assignment s Figure 9 and Figure 10 identify al l signals for the 56-pin NX2LP-Flex package. Three modes of operation are available for the NX2LP-Flex: Port mode, GPIF Master mode, and Slave FIFO mode. T hese modes define th e signals on th e right edge of ea ch column in Figure 9[...]

  • Pagina 13

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 13 of 33 Figure 10. CY7C68033/CY7C6 8034 56-pin QFN Pin Assignment CY7C68033/CY7C68034 56-pin QFN 28 27 26 25 24 23 22 21 20 19 18 17 16 15 43 44 45 46 47 48 49 50 51 52 53 54 55 56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 42 41 40 39 38 37 36 35 34 33 32 31 30 29 RESET# GND PA7/*FLAGD/SLCS# PA6/*PKTE[...]

  • Pagina 14

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 14 of 33 T able 8. NX2LP-F lex Pin Descriptions [6] 56 QFN Pin Number Default Pin Name NAND Firmware Usage Pin Ty p e Default Stat e Descriptio n 9 DMINUS N/A I/O/Z Z USB D– Signal . Connect to the USB D– signal. 8 DPLUS N/A I/O/Z Z USB D+ Signal . Connect to the USB D+ signal. 42 RESET# N[...]

  • Pagina 15

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 15 of 33 13 GPIO8 GPIO8 I/O/Z I GPIO8: is a bidirectional IO port pin. 14 R eserved# N/A Input N/A Reserv ed . Connect to ground. 15 SCL N/A OD Z Clock for the I 2 C interface. Connect to VCC wi th a 2.2K resistor , even if no I 2 C peripheral is attached. 16 SDA T A N/A OD Z Data for the I 2 [...]

  • Pagina 16

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 16 of 33 39 P A6 or PKTEND GPIO0 (Input) I/O/Z I (P A6) Multiplexed p in whose function is sel ected by the IFCONF IG[1:0] bits. PA 6 is a bidirectional I/O port pin. PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPIN- POLAR[5][...]

  • Pagina 17

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 17 of 33 46 PD1 or FD[9] CE1# I/O /Z I (PD1) Multiplexed pin whose functio n is selected by th e IFCONFIG[1:0] and EPxFIFOCFG .0 (wordwide) bits. FD[9] is the bidirectional FIFO/GPIF data bus. CE1# is a NAND chip enable output signal. 47 PD2 or FD[10] CE2# or GPIO2 I/O/Z I (PD2) Multiplexed pi[...]

  • Pagina 18

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 18 of 33 Register Summary NX2LP-Flex register bit definitions are de scribed in the EZ-USB TRM in greater detail. Some registers that are listed h ere and in the TRM do not apply to the NX2LP-Flex. The y are kept here for consistency reasons only . Registers that do not apply to the NX2LP-Flex[...]

  • Pagina 19

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 19 of 33 E629 1 ECCRESET ECC Reset x x x x x x x x 00000000 W E62A 1 ECC1B0 ECC1 Byte 0 Addr ess LINE15 LINE14 LINE13 LINE12 LINE1 1 LINE10 LINE9 LINE8 0000 0000 R E62B 1 ECC1B1 ECC1 Byte 1 Addr ess LINE7 LI NE6 LINE5 LINE4 LINE3 LINE2 LINE1 LINE0 00000000 R E62C 1 ECC1B2 ECC1 Byte 2 Addr ess [...]

  • Pagina 20

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 20 of 33 E65B 1 NAKIRQ [8] End point Ping -NAK/IBN Interrupt Request EP8 EP6 EP4 EP2 EP1 EP0 0 IBN xxxxxx0x bbbbbbrb E65C 1 USBIE USB Int Ena bles 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDA V 00000000 RW E65D 1 USBIRQ [8] USB I nterrupt Request s 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDA V 0xxx[...]

  • Pagina 21

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 21 of 33 E69E 2 reserv ed E6A0 1 EP0CS End point 0 Contr ol and Sta t us HSNAK 0 0 0 0 0 BUSY ST ALL 10000000 bbbbbbrb E6A1 1 EP1OUTCS End point 1 O UT Contro l and S tatus 0 0 0 0 0 0 BUSY STALL 0000 0000 bbbbbbrb E6A2 1 EP1INCS End point 1 IN Co ntrol and Sta t us 0 0 0 0 0 0 BUSY ST A LL 00[...]

  • Pagina 22

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 22 of 33 E6CD 1 FLOWSTBPERIO D Master-S trobe Half-Per iod D7 D6 D5 D4 D3 D2 D1 D0 00000010 RW E6CE 1 GPIFTCB3 [7] GPIF T r an sact io n Count Byte 3 TC31 TC30 TC29 TC28 TC27 TC26 TC25 TC24 00000000 RW E6CF 1 GPIFTCB2 [7] GPIF T r an sact io n Count Byte 2 TC23 TC22 TC21 TC20 TC19 TC18 TC17 TC[...]

  • Pagina 23

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 23 of 33 83 1 DPH0 Data Pointer 0 H A15 A14 A13 A12 A1 1 A10 A9 A8 00 000000 RW 84 1 DPL1 [9] Data Pointer 1 L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 85 1 DPH1 [9] Data Pointer 1 H A15 A14 A13 A12 A11 A1 0 A9 A8 00000000 RW 86 1 DPS [9] Data Pointer 0/1 sel ect 0 0 0 0 0 0 0 SEL 00000000 RW 87 1 [...]

  • Pagina 24

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 24 of 33 Absolute Maximum Ratings S torage T emperature .............. .............. ...... –65°C to +150°C Ambient T emperature with Powe r Supplied ...... 0°C to +70°C Supply V oltage to Ground Potential ............... –0.5V to +4.0V DC Input V oltage to Any Input Pin .............[...]

  • Pagina 25

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 25 of 33 DC Characteristics USB T ran sceiver USB 2.0-compliant in full- and high-speed modes. AC Electrical Characteristics USB T ran sceiver USB 2.0-compliant in full- and high-speed modes. T able 10.DC Characteristics Parameter Description Cond itions Min. T yp. Max. Unit V CC Supply V olta[...]

  • Pagina 26

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 26 of 33 Slave FIFO Asynchr onous Read Figure 1 1. Slave FIFO Asynch ronous Read T iming Diagram [13] Slave FIFO Asynch ronous W rite Figure 12. Slave FIFO Asynch ron ous Write Timing Diagram [13] T able 1 1.Slave FIFO Asynchro nous Read Pa rameters [15] Parameter D escription Min. Max. Unit t[...]

  • Pagina 27

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 27 of 33 Slave FIFO Asynchr onous Packet End Strobe Figure 13. Slave FI FO Asynchronous Packet End Strobe Timing Diagram [9] Slave FIFO Output Enable Figure 14. Slave FIFO Outpu t Enable Timing Diagram [13] Slave FIFO Address to Flags/Data Figure 15. Slave FIFO Address to Flag s/Data Timing Di[...]

  • Pagina 28

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 28 of 33 Slave FIFO Asynch ro no us Addre ss Figure 16. Slave FI FO Asynchrono us Address Timing Diagram [13] Sequence Diagram Sequence Diagram of a Single and Burst Asynchronous Read Figure 17. Slave FIFO Asynch ro nous Read Sequence and Timing Diagram [13] Figure 18. Slave FIFO Asynch ro nou[...]

  • Pagina 29

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 29 of 33 Figure 17 diagrams the timing relationship of the SLA VE FIFO signals during an asynchronous F IFO read. It shows a single read followed by a burst read. • At t = 0 the FIFO address is stable and the SLCS signal i s asserted. • At t = 1, SLOE is ass erted. This resul ts in the da [...]

  • Pagina 30

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 30 of 33 Ordering Information T able 17.Ordering Inform ation Ordering Code Description Silicon for b attery-powered a pplications CY7C68034-56LFXC 8x8 mm, 56 QFN – Lead-free Silicon for non-battery-powered ap plication s CY7C68033-56LFXC 8x8 mm, 56 QFN – Lead-free Development Kit CY3686 E[...]

  • Pagina 31

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 31 of 33 PCB Layout Recommendations [16] The following recommendati ons should be followed to ensure reliable high-performance operation: • At least a four-layer impedance controlled boards is recom- mended to maintain signal quality . • S peci fy impedance targets (ask your board vendor w[...]

  • Pagina 32

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 32 of 33 © Cypress Semi con duct or Cor po rati on , 20 06 . The information con t a in ed he re i n is su bject to change wi t hou t n oti ce. C ypr ess S em ic onduct or Corporation assumes no resp onsibility f or the u se of any circuitry o ther than circui try embodied i n a Cypress prod [...]

  • Pagina 33

    CY7C68033/CY7C68034 Document #: 001-04247 Rev . *D Page 33 of 33 Document History Page Document Title: CY7C68033/CY7C 68034 EZ-USB NX2LP-Fle x™ Flex ible USB NAND Flash Controller Document #: 001-04247 Rev . *D REV . ECN NO. Issue Date Orig. of Change Description of Change ** 388499 See ECN GIR Preliminary dr aft *A 3 94699 See ECN XUT Minor Chan[...]