Français dropdown-ico

Texas Instruments TMS320C6747 DSP manuel d'utilisation

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

Aller à la page of

Les manuels d’utilisation similaires

Un bon manuel d’utilisation

Les règles imposent au revendeur l'obligation de fournir à l'acheteur, avec des marchandises, le manuel d’utilisation Texas Instruments TMS320C6747 DSP. Le manque du manuel d’utilisation ou les informations incorrectes fournies au consommateur sont à la base d'une plainte pour non-conformité du dispositif avec le contrat. Conformément à la loi, l’inclusion du manuel d’utilisation sous une forme autre que le papier est autorisée, ce qui est souvent utilisé récemment, en incluant la forme graphique ou électronique du manuel Texas Instruments TMS320C6747 DSP ou les vidéos d'instruction pour les utilisateurs. La condition est son caractère lisible et compréhensible.

Qu'est ce que le manuel d’utilisation?

Le mot vient du latin "Instructio", à savoir organiser. Ainsi, le manuel d’utilisation Texas Instruments TMS320C6747 DSP décrit les étapes de la procédure. Le but du manuel d’utilisation est d’instruire, de faciliter le démarrage, l'utilisation de l'équipement ou l'exécution des actions spécifiques. Le manuel d’utilisation est une collection d'informations sur l'objet/service, une indice.

Malheureusement, peu d'utilisateurs prennent le temps de lire le manuel d’utilisation, et un bon manuel permet non seulement d’apprendre à connaître un certain nombre de fonctionnalités supplémentaires du dispositif acheté, mais aussi éviter la majorité des défaillances.

Donc, ce qui devrait contenir le manuel parfait?

Tout d'abord, le manuel d’utilisation Texas Instruments TMS320C6747 DSP devrait contenir:
- informations sur les caractéristiques techniques du dispositif Texas Instruments TMS320C6747 DSP
- nom du fabricant et année de fabrication Texas Instruments TMS320C6747 DSP
- instructions d'utilisation, de réglage et d’entretien de l'équipement Texas Instruments TMS320C6747 DSP
- signes de sécurité et attestations confirmant la conformité avec les normes pertinentes

Pourquoi nous ne lisons pas les manuels d’utilisation?

Habituellement, cela est dû au manque de temps et de certitude quant à la fonctionnalité spécifique de l'équipement acheté. Malheureusement, la connexion et le démarrage Texas Instruments TMS320C6747 DSP ne suffisent pas. Le manuel d’utilisation contient un certain nombre de lignes directrices concernant les fonctionnalités spécifiques, la sécurité, les méthodes d'entretien (même les moyens qui doivent être utilisés), les défauts possibles Texas Instruments TMS320C6747 DSP et les moyens de résoudre des problèmes communs lors de l'utilisation. Enfin, le manuel contient les coordonnées du service Texas Instruments en l'absence de l'efficacité des solutions proposées. Actuellement, les manuels d’utilisation sous la forme d'animations intéressantes et de vidéos pédagogiques qui sont meilleurs que la brochure, sont très populaires. Ce type de manuel permet à l'utilisateur de voir toute la vidéo d'instruction sans sauter les spécifications et les descriptions techniques compliquées Texas Instruments TMS320C6747 DSP, comme c’est le cas pour la version papier.

Pourquoi lire le manuel d’utilisation?

Tout d'abord, il contient la réponse sur la structure, les possibilités du dispositif Texas Instruments TMS320C6747 DSP, l'utilisation de divers accessoires et une gamme d'informations pour profiter pleinement de toutes les fonctionnalités et commodités.

Après un achat réussi de l’équipement/dispositif, prenez un moment pour vous familiariser avec toutes les parties du manuel d'utilisation Texas Instruments TMS320C6747 DSP. À l'heure actuelle, ils sont soigneusement préparés et traduits pour qu'ils soient non seulement compréhensibles pour les utilisateurs, mais pour qu’ils remplissent leur fonction de base de l'information et d’aide.

Table des matières du manuel d’utilisation

  • Page 1

    TMS320C6747 DSP Universal Serial Bus (USB) OHCI Host Controller User's Guide Literature Number: SPRUFM8 September 2008[...]

  • Page 2

    2 SPRUFM8 – September 2008 Submit Documentation Feedback[...]

  • Page 3

    Contents Preface ........................................................................................................................................ 6 1 Introduction ......................................................................................................................... 7 1.1 Purpose of the Peripheral .........................[...]

  • Page 4

    www.ti.com List of Figures 1 Relationships Between Virtual Address Physical Address ............................................................ 11 2 OHCI Revision Number Register (HCREVISION) ..................................................................... 13 3 HC Operating Mode Register (HCCONTROL) ...........................................[...]

  • Page 5

    www.ti.com List of Tables 1 USB Host Controller Registers ........................................................................................... 12 2 OHCI Revision Number Register (HCREVISION) Field Descriptions ............................................... 13 3 HC Operating Mode Register (HCCONTROL) Field Descriptions ......................[...]

  • Page 6

    Preface SPRUFM8 – September 2008 Read This First About This Manual This document describes the universal serial bus OHCI host controller. Notational Conventions This document uses the following conventions. • Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h. • Registers in [...]

  • Page 7

    1 Introduction 1.1 Purpose of the Peripheral User's Guide SPRUFM8 – September 2008 Universal Serial Bus OHCI Host Controller This document describes the universal serial bus OHCI host controller. The USB OHCI host controller (HC) is a single port controller that communicates with USB devices at the USB low-speed (1.5M bit-per-second maximum)[...]

  • Page 8

    2 Architecture 2.1 USB1 Module Clock and Reset 2.1.1 Internal System Bus Clocks Needed by the USB1 Module 2.1.2 USB1 Module Local Bus Clock and Local Reset 2.1.3 USB1 Module Bus 48-MHz Reference Clock Architecture www.ti.com The USB1 module requires that several different clocks are present before it can be accessed: 1. Internal system bus clocks f[...]

  • Page 9

    2.2 USB1 Module Open Host Controller Interface Functionality 2.2.1 OHCI Controller Overview 2.3 USB1 Module Differences From OHCI Specification for USB 2.3.1 Power Switching Output Pins Not Supported 2.3.2 Overcurrent Protection Input Pins Not Supported 2.3.3 No Ownership Change Interrupt www.ti.com Architecture The Open HCI—Open Host Controller [...]

  • Page 10

    2.4 Implementation of OHCI Specification for USB 2.4.1 USB Host Controller Endpoint Descriptor (ED) List Head Pointers 2.4.2 OHCI USB Suspend State Architecture www.ti.com The OHCI Specification for USB provides a specific sequence of operations for the host controller driver to perform when setting up the host controller. Failure to follow that se[...]

  • Page 11

    2.5 OHCI Interrupts 2.6 USB Host Controller Access to System Memory 2.7 Physical Addressing Processor physical address Processor virtual address Processor MMU 00000000h FFFFFFFFh www.ti.com Architecture The USB1 host controller can be controlled either by the ARM or the DSP. It has the ability to interrupt either processor. The USB1 module needs to[...]

  • Page 12

    3 Registers Registers www.ti.com Most of the host controller (HC) registers are OHCI operational registers, defined by the OHCI Specification for USB . Four additional registers not specified by the OHCI Specification for USB provide additional information about the USB host controller state. USB host controller registers can be accessed in user an[...]

  • Page 13

    3.1 OHCI Revision Number Register (HCREVISION) 3.2 HC Operating Mode Register (HCCONTROL) www.ti.com Registers The OHCI revision number register (HCREVISION) is shown in Figure 2 and described in Table 2 . Figure 2. OHCI Revision Number Register (HCREVISION) 31 16 Reserved R-0 15 8 7 0 Reserved REV R-0 R-10h LEGEND: R = Read only; - n = value after[...]

  • Page 14

    Registers www.ti.com Table 3. HC Operating Mode Register (HCCONTROL) Field Descriptions Bit Field Value Description 31-11 Reserved 0 Reserved 10 RWE 0-1 Remote wake-up enable. 9 RWC 0-1 Remote wake-up connected. 8 IR 0 Interrupt routing. The USB host controller does not provide an SMI interrupt. This bit must be 0 to allow the USB host controller i[...]

  • Page 15

    3.3 HC Command and Status Register (HCCOMMANDSTATUS) www.ti.com Registers The HC command and status register (HCCOMMANDSTATUS) shows the current state of the host controller and accepts commands from the host controller driver. HCCOMMANDSTATUS is shown in Figure 4 and described in Table 4 . Figure 4. HC Command and Status Register (HCCOMMANDSTATUS)[...]

  • Page 16

    3.4 HC Interrupt and Status Register (HCINTERRUPTSTATUS) Registers www.ti.com The HC interrupt and status register (HCINTERRUPTSTATUS) reports the status of the USB host controller internal interrupt sources. HCINTERRUPTSTATUS is shown in Figure 5 and described in Table 5 . Figure 5. HC Interrupt and Status Register (HCINTERRUPTSTATUS) 31 30 29 16 [...]

  • Page 17

    3.5 HC Interrupt Enable Register (HCINTERRUPTENABLE) www.ti.com Registers The HC interrupt enable register (HCINTERRUPTENABLE) enables various OHCI interrupt sources to generate interrupts to the level 2 interrupt controller. HCINTERRUPTENABLE is shown in Figure 6 and described in Table 6 . Figure 6. HC Interrupt Enable Register (HCINTERRUPTENABLE)[...]

  • Page 18

    3.6 HC Interrupt Disable Register (HCINTERRUPTDISABLE) Registers www.ti.com The HC interrupt disable register (HCINTERRUPTDISABLE) is used to clear bits in the HC interrupt enable register (HCINTERRUPTENABLE). HCINTERRUPTDISABLE is shown in Figure 7 and described in Table 7 . Figure 7. HC Interrupt Disable Register (HCINTERRUPTDISABLE) 31 30 29 16 [...]

  • Page 19

    3.7 HC HCAA Address Register (HCHCCA) 3.8 HC Current Periodic Register (HCPERIODCURRENTED) www.ti.com Registers The HC HCAA address register (HCHCCA) defines the physical address of the beginning of the HCCA. HCHCCA is shown in Figure 8 and described in Table 8 . Figure 8. HC HCAA Address Register (HCHCCA) 31 16 HCCA R/W-0 15 8 7 0 HCCA Reserved R/[...]

  • Page 20

    3.9 HC Head Control Register (HCCONTROLHEADED) Registers www.ti.com The HC head control register (HCCONTROLHEADED) defines the physical address of the head endpoint descriptor (ED) on the control ED list. HCCONTROLHEADED is shown in Figure 10 and described in Table 10 . Figure 10. HC Head Control Register (HCCONTROLHEADED) 31 16 CHED R/W-0 15 4 3 0[...]

  • Page 21

    3.10 HC Current Control Register (HCCONTROLCURRENTED) www.ti.com Registers The HC current control register (HCCONTROLCURRENTED) defines the physical address of the next endpoint descriptor (ED) on the control ED list. HCCONTROLCURRENTED is shown in Figure 11 and described in Table 11 . Figure 11. HC Current Control Register (HCCONTROLCURRENTED) 31 [...]

  • Page 22

    3.11 HC Head Bulk Register (HCBULKHEADED) 3.12 HC Current Bulk Register (HCBULKCURRENTED) Registers www.ti.com The HC head bulk register (HCBULKHEADED) defines the physical address of the head endpoint descriptor (ED) on the bulk ED list. HCBULKHEADED is shown in Figure 12 and described in Table 12 . Figure 12. HC Head Bulk Register (HCBULKHEADED) [...]

  • Page 23

    3.13 HC Head Done Register (HCDONEHEAD) 3.14 HC Frame Interval Register (HCFMINTERVAL) www.ti.com Registers The HC head done register (HCDONEHEAD) defines the physical address of the current head of the done TD queue. HCDONEHEAD is shown in Figure 14 and described in Table 14 . Figure 14. HC Head Done Register (HCDONEHEAD) 31 16 DH R-0 15 4 3 0 DH [...]

  • Page 24

    3.15 HC Frame Remaining Register (HCFMREMAINING) 3.16 HC Frame Number Register (HCFMNUMBER) Registers www.ti.com The HC frame remaining register (HCFMREMAINING) reports the number of full-speed bit times remaining in the current frame. HCFMREMAINING is shown in Figure 16 and described in Table 16 . Figure 16. HC Frame Remaining Register (HCFMREMAIN[...]

  • Page 25

    3.17 HC Periodic Start Register (HCPERIODICSTART) www.ti.com Registers The HC periodic start register (HCPERIODICSTART) defines the position within the USB frame where endpoint descriptors (EDs) on the periodic list have priority over EDs on the bulk and control lists. HCPERIODICSTART is shown in Figure 18 and described in Table 18 . Figure 18. HC [...]

  • Page 26

    3.18 HC Low-Speed Threshold Register (HCLSTHRESHOLD) Registers www.ti.com The HC low-speed threshold register (HCLSTHRESHOLD) defines the latest time in a frame that the USB host controller can begin a low-speed packet. HCLSTHRESHOLD is shown in Figure 19 and described in Table 19 . Figure 19. HC Low-Speed Threshold Register (HCLSTHRESHOLD) 31 16 R[...]

  • Page 27

    3.19 HC Root Hub A Register (HCRHDESCRIPTORA) www.ti.com Registers The HC root hub A register (HCRHDESCRIPTORA) defines several aspects of the USB host controller root hub functionality. HCRHDESCRIPTORA is shown in Figure 20 and described in Table 20 . Figure 20. HC Root Hub A Register (HCRHDESCRIPTORA) 31 24 16 POTPG Reserved R/W-Ah R-0 15 13 12 1[...]

  • Page 28

    3.20 HC Root Hub B Register (HCRHDESCRIPTORB) Registers www.ti.com The HC root hub B register (HCRHDESCRIPTORB) defines several aspects of the USB host controller root hub functionality. HCRHDESCRIPTORB is shown in Figure 21 and described in Table 21 . Note: The device does not provide connections from the USB host controller to pins to provide ext[...]

  • Page 29

    3.21 HC Root Hub Status Register (HCRHSTATUS) www.ti.com Registers The HC root hub status register (HCRHSTATUS) reports the USB host controller root hub status. HCRHSTATUS is shown in Figure 22 and described in Table 22 . Figure 22. HC Root Hub Status Register (HCRHSTATUS) 31 30 18 17 16 CRWE Reserved OCIC LPSC R/W-0 R-0 R/W-0 R/W-0 15 14 2 1 0 DRW[...]

  • Page 30

    3.22 HC Port 1 Status and Control Register (HCRHPORTSTATUS1) Registers www.ti.com The HC port 1 status and control register (HCRHPORTSTATUS1) reports and controls the state of USB host port 1. HCRHPORTSTATUS1 is shown in Figure 23 and described in Table 23 . Figure 23. HC Port 1 Status and Control Register (HCRHPORTSTATUS1) 31 21 20 19 18 17 16 Res[...]

  • Page 31

    www.ti.com Registers Table 23. HC Port 1 Status and Control Register (HCRHPORTSTATUS1) Field Descriptions (continued) Bit Field Value Description 8 PPS/SPP Port 1 port power status/set port power. The host controller driver can write a 1 to this bit to set the port 1 port power status bit; a write of 0 has no effect. The device does not provide sig[...]

  • Page 32

    3.23 HC Port 2 Status and Control Register (HCRHPORTSTATUS2) Registers www.ti.com The HC port 2 status and control register (HCRHPORTSTATUS2) reports and controls the state of USB host port 2. HCRHPORTSTATUS2 is shown in Figure 24 and described in Table 24 . Figure 24. HC Port 2 Status and Control Register (HCRHPORTSTATUS2) 31 21 20 19 18 17 16 Res[...]

  • Page 33

    www.ti.com Registers Table 24. HC Port 2 Status and Control Register (HCRHPORTSTATUS2) Field Descriptions (continued) Bit Field Value Description 8 PPS/SPP Port 2 port power status/set port power. This bit indicates, when read as 1, that the port 2 power is enabled. When read as 0, port 2 power is not enabled. The device does not provide signals fr[...]

  • Page 34

    IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders[...]